Unified Coverage Report :: Module :: prim_intr_hw

Module : prim_intr_hw

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_reg_wrap.u_irq_classa	100.00	100.00	100.00			100.00	100.00
tb.dut.u_reg_wrap.u_irq_classb	100.00	100.00	100.00			100.00	100.00
tb.dut.u_reg_wrap.u_irq_classc	100.00	100.00	100.00			100.00	100.00
tb.dut.u_reg_wrap.u_irq_classd	100.00	100.00	100.00			100.00	100.00

---

Module Instance : tb.dut.u_reg_wrap.u_irq_classa

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.78	100.00	99.35			100.00		u_reg_wrap

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_reg_wrap.u_irq_classb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.78	100.00	99.35			100.00		u_reg_wrap

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_reg_wrap.u_irq_classc

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.78	100.00	99.35			100.00		u_reg_wrap

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_reg_wrap.u_irq_classd

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00	100.00			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.78	100.00	99.35			100.00		u_reg_wrap

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : prim_intr_hw

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
CONT_ASSIGN	47	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	80	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
47	1	1
49	1	1
52	1	1
54	1	1
80	1	1
81	1	1
83	1	1

---

Cond Coverage for Module : prim_intr_hw

	Total	Covered	Percent
Conditions	12	12	100.00
Logical	12	12	100.00
Non-Logical	0	0
Event	0	0

 LINE       47
 EXPRESSION ((({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i) | event_intr_i)
             -----------------------------1----------------------------   ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T130,T131,T117
1	0	Covered	T27,T144,T159

 LINE       47
 SUB-EXPRESSION (({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i)
                 ----------------1----------------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T14,T21,T22
1	0	Covered	T27,T144,T159
1	1	Covered	T27,T144,T159

 LINE       52
 EXPRESSION (g_intr_event.new_event | reg2hw_intr_state_q_i)
             -----------1----------   ----------2----------

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T27,T144,T159
1	0	Covered	T27,T144,T159

 LINE       83
 EXPRESSION (status & reg2hw_intr_enable_q_i)
             ---1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T21,T22,T25
1	0	Covered	T27,T159,T160
1	1	Covered	T27,T144,T159

---

Branch Coverage for Module : prim_intr_hw

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	80	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	80	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T21,T22
0	Covered	T14,T21,T22

---

Assert Coverage for Module : prim_intr_hw

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
IntrTKind_A	3400	3400	0	0

IntrTKind_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	3400	3400	0	0
T14	4	4	0	0
T21	4	4	0	0
T22	4	4	0	0
T23	4	4	0	0
T24	4	4	0	0
T25	4	4	0	0
T26	4	4	0	0
T27	4	4	0	0
T28	4	4	0	0
T29	4	4	0	0

Line Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classa

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
CONT_ASSIGN	47	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	80	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
47	1	1
49	1	1
52	1	1
54	1	1
80	1	1
81	1	1
83	1	1

---

Cond Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classa

	Total	Covered	Percent
Conditions	12	12	100.00
Logical	12	12	100.00
Non-Logical	0	0
Event	0	0

 LINE       47
 EXPRESSION ((({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i) | event_intr_i)
             -----------------------------1----------------------------   ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T130,T131,T117
1	0	Covered	T27,T144,T159

 LINE       47
 SUB-EXPRESSION (({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i)
                 ----------------1----------------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T14,T21,T22
1	0	Covered	T27,T159,T160
1	1	Covered	T27,T144,T159

 LINE       52
 EXPRESSION (g_intr_event.new_event | reg2hw_intr_state_q_i)
             -----------1----------   ----------2----------

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T27,T144,T159
1	0	Covered	T27,T144,T159

 LINE       83
 EXPRESSION (status & reg2hw_intr_enable_q_i)
             ---1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T21,T22,T25
1	0	Covered	T27,T159,T160
1	1	Covered	T27,T144,T159

---

Branch Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classa

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	80	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	80	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T21,T22
0	Covered	T14,T21,T22

---

Assert Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classa

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
IntrTKind_A	850	850	0	0

IntrTKind_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	850	850	0	0
T14	1	1	0	0
T21	1	1	0	0
T22	1	1	0	0
T23	1	1	0	0
T24	1	1	0	0
T25	1	1	0	0
T26	1	1	0	0
T27	1	1	0	0
T28	1	1	0	0
T29	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classb

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
CONT_ASSIGN	47	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	80	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
47	1	1
49	1	1
52	1	1
54	1	1
80	1	1
81	1	1
83	1	1

---

Cond Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classb

	Total	Covered	Percent
Conditions	12	12	100.00
Logical	12	12	100.00
Non-Logical	0	0
Event	0	0

 LINE       47
 EXPRESSION ((({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i) | event_intr_i)
             -----------------------------1----------------------------   ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T1,T3,T6
1	0	Covered	T27,T144,T159

 LINE       47
 SUB-EXPRESSION (({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i)
                 ----------------1----------------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T14,T21,T22
1	0	Covered	T27,T159,T160
1	1	Covered	T27,T144,T159

 LINE       52
 EXPRESSION (g_intr_event.new_event | reg2hw_intr_state_q_i)
             -----------1----------   ----------2----------

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T27,T144,T159
1	0	Covered	T27,T144,T159

 LINE       83
 EXPRESSION (status & reg2hw_intr_enable_q_i)
             ---1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T21,T22,T25
1	0	Covered	T27,T159,T160
1	1	Covered	T27,T144,T159

---

Branch Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classb

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	80	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	80	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T21,T22
0	Covered	T14,T21,T22

---

Assert Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classb

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
IntrTKind_A	850	850	0	0

IntrTKind_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	850	850	0	0
T14	1	1	0	0
T21	1	1	0	0
T22	1	1	0	0
T23	1	1	0	0
T24	1	1	0	0
T25	1	1	0	0
T26	1	1	0	0
T27	1	1	0	0
T28	1	1	0	0
T29	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classc

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
CONT_ASSIGN	47	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	80	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
47	1	1
49	1	1
52	1	1
54	1	1
80	1	1
81	1	1
83	1	1

---

Cond Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classc

	Total	Covered	Percent
Conditions	12	12	100.00
Logical	12	12	100.00
Non-Logical	0	0
Event	0	0

 LINE       47
 EXPRESSION ((({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i) | event_intr_i)
             -----------------------------1----------------------------   ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T155,T1,T3
1	0	Covered	T27,T159,T160

 LINE       47
 SUB-EXPRESSION (({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i)
                 ----------------1----------------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T14,T21,T22
1	0	Covered	T27,T144,T159
1	1	Covered	T27,T159,T160

 LINE       52
 EXPRESSION (g_intr_event.new_event | reg2hw_intr_state_q_i)
             -----------1----------   ----------2----------

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T27,T159,T160
1	0	Covered	T27,T159,T160

 LINE       83
 EXPRESSION (status & reg2hw_intr_enable_q_i)
             ---1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T21,T22,T25
1	0	Covered	T27,T159,T160
1	1	Covered	T159,T185,T186

---

Branch Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classc

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	80	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	80	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T21,T22
0	Covered	T14,T21,T22

---

Assert Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classc

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
IntrTKind_A	850	850	0	0

IntrTKind_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	850	850	0	0
T14	1	1	0	0
T21	1	1	0	0
T22	1	1	0	0
T23	1	1	0	0
T24	1	1	0	0
T25	1	1	0	0
T26	1	1	0	0
T27	1	1	0	0
T28	1	1	0	0
T29	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classd

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
CONT_ASSIGN	47	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	52	1	1	100.00
CONT_ASSIGN	54	1	1	100.00
ALWAYS	80	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
47	1	1
49	1	1
52	1	1
54	1	1
80	1	1
81	1	1
83	1	1

---

Cond Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classd

	Total	Covered	Percent
Conditions	12	12	100.00
Logical	12	12	100.00
Non-Logical	0	0
Event	0	0

 LINE       47
 EXPRESSION ((({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i) | event_intr_i)
             -----------------------------1----------------------------   ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T1,T3,T6
1	0	Covered	T27,T144,T159

 LINE       47
 SUB-EXPRESSION (({Width {reg2hw_intr_test_qe_i}}) & reg2hw_intr_test_q_i)
                 ----------------1----------------   ----------2---------

-1-	-2-	Status	Tests
0	1	Covered	T14,T21,T22
1	0	Covered	T27,T159,T160
1	1	Covered	T27,T144,T159

 LINE       52
 EXPRESSION (g_intr_event.new_event | reg2hw_intr_state_q_i)
             -----------1----------   ----------2----------

-1-	-2-	Status	Tests
0	0	Covered	T14,T21,T22
0	1	Covered	T27,T144,T159
1	0	Covered	T27,T144,T159

 LINE       83
 EXPRESSION (status & reg2hw_intr_enable_q_i)
             ---1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T21,T25,T28
1	0	Covered	T27,T159,T160
1	1	Covered	T144,T159,T186

---

Branch Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classd

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	80	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv' or '../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	80	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T14,T21,T22
0	Covered	T14,T21,T22

---

Assert Coverage for Instance : tb.dut.u_reg_wrap.u_irq_classd

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
IntrTKind_A	850	850	0	0

IntrTKind_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	850	850	0	0
T14	1	1	0	0
T21	1	1	0	0
T22	1	1	0	0
T23	1	1	0	0
T24	1	1	0	0
T25	1	1	0	0
T26	1	1	0	0
T27	1	1	0	0
T28	1	1	0	0
T29	1	1	0	0