Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_ping_timer.u_prim_double_lfsr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.46 100.00 97.30 100.00 100.00 100.00 u_ping_timer


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_double_lfsr[0].u_prim_buf_input 100.00 100.00
gen_double_lfsr[0].u_prim_buf_output 100.00 100.00
gen_double_lfsr[0].u_prim_lfsr 100.00 100.00
gen_double_lfsr[1].u_prim_buf_input 100.00 100.00
gen_double_lfsr[1].u_prim_buf_output 100.00 100.00
gen_double_lfsr[1].u_prim_lfsr 100.00 100.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_double_lfsr
Line No.TotalCoveredPercent
TOTAL22100.00
CONT_ASSIGN10211100.00
CONT_ASSIGN10311100.00

101 // Output the state from the first LFSR 102 1/1 assign state_o = lfsr_state[0][StateOutDw-1:0]; Tests: T1 T2 T3  103 1/1 assign err_o = lfsr_state[0] != lfsr_state[1]; Tests: T1 T2 T3 

Cond Coverage for Module : prim_double_lfsr
TotalCoveredPercent
Conditions22100.00
Logical22100.00
Non-Logical00
Event00

 LINE       103
 EXPRESSION (lfsr_state[0] != lfsr_state[1])
            ----------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT5,T6,T10

Assert Coverage for Module : prim_double_lfsr
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 1 1 100.00 1 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 1 1 100.00 1 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AssertConnected_A 620 620 0 0


AssertConnected_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 620 620 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T9 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0
T21 1 1 0 0
T22 1 1 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%