Unified Coverage Report :: Group :: cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=3}

Group : cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=3}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_23/alert_handler-sim-vcs/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=3}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	8	0	8	100.00
Crosses	16	0	16	100.00

Variables for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=3}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr	4	0	4	100.00	100	1	1	0
cp_intr_en	2	0	2	100.00	100	1	1	2
cp_intr_state	2	0	2	100.00	100	1	1	2

Crosses for Group cip_base_pkg::intr_cg::SHAPE{(num_interrupts - 1)=3}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
intr_cg_cc	16	0	16	100.00	100	1	1	0

Summary for Variable cp_intr

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_values[0]	295337	1			T3	4		T9	17		T10	15
all_values[1]	295337	1			T3	4		T9	17		T10	15
all_values[2]	295337	1			T3	4		T9	17		T10	15
all_values[3]	295337	1			T3	4		T9	17		T10	15

---

Summary for Variable cp_intr_en

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for cp_intr_en

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

586867

1

T3

12

T9

32

T10

31

auto[1]

594481

1

T3

4

T9

36

T10

29

---

Summary for Variable cp_intr_state

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Automatically Generated Bins	2	0	2	100.00

Automatically Generated Bins for cp_intr_state

Bins

NAME

COUNT

AT LEAST

STATUS

TEST

COUNT

TEST

COUNT

TEST

COUNT

auto[0]

699889

1

T3

5

T9

60

T10

32

auto[1]

481459

1

T3

11

T9

8

T10

28

---

Summary for Cross intr_cg_cc

Samples crossed: cp_intr cp_intr_en cp_intr_state

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	16	0	16	100.00

Automatically Generated Cross Bins for intr_cg_cc

Bins

cp_intr	cp_intr_en	cp_intr_state	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_values[0]	auto[0]	auto[0]	85684	1			T3	1		T9	6		T10	4
all_values[0]	auto[0]	auto[1]	60944	1			T3	2		T9	5		T10	3
all_values[0]	auto[1]	auto[0]	87404	1			T9	3		T10	4		T16	2
all_values[0]	auto[1]	auto[1]	61305	1			T3	1		T9	3		T10	4
all_values[1]	auto[0]	auto[0]	86909	1			T3	1		T9	2		T10	3
all_values[1]	auto[0]	auto[1]	59891	1			T3	3		T10	3		T12	4
all_values[1]	auto[1]	auto[0]	88634	1			T9	15		T10	5		T16	3
all_values[1]	auto[1]	auto[1]	59903	1			T10	4		T16	2		T12	4
all_values[2]	auto[0]	auto[0]	87487	1			T3	2		T9	8		T10	4
all_values[2]	auto[0]	auto[1]	59246	1			T3	2		T10	3		T16	2
all_values[2]	auto[1]	auto[0]	88976	1			T9	9		T10	4		T15	17
all_values[2]	auto[1]	auto[1]	59628	1			T10	4		T12	3		T13	6
all_values[3]	auto[0]	auto[0]	86711	1			T9	11		T10	6		T16	1
all_values[3]	auto[0]	auto[1]	59995	1			T3	1		T10	5		T16	1
all_values[3]	auto[1]	auto[0]	88084	1			T3	1		T9	6		T10	2
all_values[3]	auto[1]	auto[1]	60547	1			T3	2		T10	2		T16	1