Unified Coverage Report :: Cond split page

Go back

 LINE       121
 EXPRESSION (reg2hw.alert_cause[0].q | hw2reg_wrap.alert_cause[0])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[1].q | hw2reg_wrap.alert_cause[1])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T16
1	0	Covered	T10,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[2].q | hw2reg_wrap.alert_cause[2])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[3].q | hw2reg_wrap.alert_cause[3])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[4].q | hw2reg_wrap.alert_cause[4])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T24
1	0	Covered	T1,T11,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[5].q | hw2reg_wrap.alert_cause[5])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T11,T25
1	0	Covered	T3,T11,T25

 LINE       121
 EXPRESSION (reg2hw.alert_cause[6].q | hw2reg_wrap.alert_cause[6])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T16,T15
1	0	Covered	T10,T16,T15

 LINE       121
 EXPRESSION (reg2hw.alert_cause[7].q | hw2reg_wrap.alert_cause[7])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T16
1	0	Covered	T1,T3,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[8].q | hw2reg_wrap.alert_cause[8])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T15
1	0	Covered	T10,T11,T15

 LINE       121
 EXPRESSION (reg2hw.alert_cause[9].q | hw2reg_wrap.alert_cause[9])
             -----------1-----------   -------------2------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T16
1	0	Covered	T10,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[10].q | hw2reg_wrap.alert_cause[10])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T15
1	0	Covered	T1,T11,T15

 LINE       121
 EXPRESSION (reg2hw.alert_cause[11].q | hw2reg_wrap.alert_cause[11])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T10,T11
1	0	Covered	T3,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[12].q | hw2reg_wrap.alert_cause[12])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T11,T16
1	0	Covered	T3,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[13].q | hw2reg_wrap.alert_cause[13])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T11,T16,T24
1	0	Covered	T11,T16,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[14].q | hw2reg_wrap.alert_cause[14])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[15].q | hw2reg_wrap.alert_cause[15])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T24
1	0	Covered	T10,T11,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[16].q | hw2reg_wrap.alert_cause[16])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[17].q | hw2reg_wrap.alert_cause[17])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[18].q | hw2reg_wrap.alert_cause[18])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[19].q | hw2reg_wrap.alert_cause[19])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T24
1	0	Covered	T10,T11,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[20].q | hw2reg_wrap.alert_cause[20])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T10,T11
1	0	Covered	T3,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[21].q | hw2reg_wrap.alert_cause[21])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[22].q | hw2reg_wrap.alert_cause[22])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[23].q | hw2reg_wrap.alert_cause[23])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[24].q | hw2reg_wrap.alert_cause[24])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T24,T25,T13
1	0	Covered	T24,T25,T13

 LINE       121
 EXPRESSION (reg2hw.alert_cause[25].q | hw2reg_wrap.alert_cause[25])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T16,T15
1	0	Covered	T1,T16,T15

 LINE       121
 EXPRESSION (reg2hw.alert_cause[26].q | hw2reg_wrap.alert_cause[26])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T11,T15
1	0	Covered	T2,T11,T15

 LINE       121
 EXPRESSION (reg2hw.alert_cause[27].q | hw2reg_wrap.alert_cause[27])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T15
1	0	Covered	T1,T11,T15

 LINE       121
 EXPRESSION (reg2hw.alert_cause[28].q | hw2reg_wrap.alert_cause[28])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T25
1	0	Covered	T1,T11,T25

 LINE       121
 EXPRESSION (reg2hw.alert_cause[29].q | hw2reg_wrap.alert_cause[29])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T10,T11
1	0	Covered	T2,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[30].q | hw2reg_wrap.alert_cause[30])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T24
1	0	Covered	T1,T11,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[31].q | hw2reg_wrap.alert_cause[31])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T10,T11
1	0	Covered	T3,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[32].q | hw2reg_wrap.alert_cause[32])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T15,T24
1	0	Covered	T10,T15,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[33].q | hw2reg_wrap.alert_cause[33])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T16,T25
1	0	Covered	T3,T16,T25

 LINE       121
 EXPRESSION (reg2hw.alert_cause[34].q | hw2reg_wrap.alert_cause[34])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T11,T16
1	0	Covered	T3,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[35].q | hw2reg_wrap.alert_cause[35])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T16
1	0	Covered	T1,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[36].q | hw2reg_wrap.alert_cause[36])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T11,T16,T24
1	0	Covered	T11,T16,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[37].q | hw2reg_wrap.alert_cause[37])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T11,T16,T24
1	0	Covered	T11,T16,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[38].q | hw2reg_wrap.alert_cause[38])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T16
1	0	Covered	T10,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[39].q | hw2reg_wrap.alert_cause[39])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[40].q | hw2reg_wrap.alert_cause[40])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[41].q | hw2reg_wrap.alert_cause[41])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T16
1	0	Covered	T1,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[42].q | hw2reg_wrap.alert_cause[42])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T10,T11
1	0	Covered	T3,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[43].q | hw2reg_wrap.alert_cause[43])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T16
1	0	Covered	T1,T10,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[44].q | hw2reg_wrap.alert_cause[44])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T24
1	0	Covered	T1,T10,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[45].q | hw2reg_wrap.alert_cause[45])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T11,T25,T13
1	0	Covered	T11,T25,T13

 LINE       121
 EXPRESSION (reg2hw.alert_cause[46].q | hw2reg_wrap.alert_cause[46])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T24,T25
1	0	Covered	T1,T24,T25

 LINE       121
 EXPRESSION (reg2hw.alert_cause[47].q | hw2reg_wrap.alert_cause[47])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T16
1	0	Covered	T1,T11,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[48].q | hw2reg_wrap.alert_cause[48])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T13
1	0	Covered	T10,T11,T13

 LINE       121
 EXPRESSION (reg2hw.alert_cause[49].q | hw2reg_wrap.alert_cause[49])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[50].q | hw2reg_wrap.alert_cause[50])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[51].q | hw2reg_wrap.alert_cause[51])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T11,T16,T25
1	0	Covered	T11,T16,T25

 LINE       121
 EXPRESSION (reg2hw.alert_cause[52].q | hw2reg_wrap.alert_cause[52])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[53].q | hw2reg_wrap.alert_cause[53])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T16
1	0	Covered	T1,T10,T16

 LINE       121
 EXPRESSION (reg2hw.alert_cause[54].q | hw2reg_wrap.alert_cause[54])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T11,T16,T24
1	0	Covered	T11,T16,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[55].q | hw2reg_wrap.alert_cause[55])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[56].q | hw2reg_wrap.alert_cause[56])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T11,T24
1	0	Covered	T10,T11,T24

 LINE       121
 EXPRESSION (reg2hw.alert_cause[57].q | hw2reg_wrap.alert_cause[57])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[58].q | hw2reg_wrap.alert_cause[58])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T11
1	0	Covered	T1,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[59].q | hw2reg_wrap.alert_cause[59])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T10
1	0	Covered	T1,T3,T10

 LINE       121
 EXPRESSION (reg2hw.alert_cause[60].q | hw2reg_wrap.alert_cause[60])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T13
1	0	Covered	T1,T11,T13

 LINE       121
 EXPRESSION (reg2hw.alert_cause[61].q | hw2reg_wrap.alert_cause[61])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T2,T10,T11
1	0	Covered	T2,T10,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[62].q | hw2reg_wrap.alert_cause[62])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T3,T11,T13
1	0	Covered	T3,T11,T13

 LINE       121
 EXPRESSION (reg2hw.alert_cause[63].q | hw2reg_wrap.alert_cause[63])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T3,T11
1	0	Covered	T1,T3,T11

 LINE       121
 EXPRESSION (reg2hw.alert_cause[64].q | hw2reg_wrap.alert_cause[64])
             ------------1-----------   -------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T10,T16
1	0	Covered	T1,T10,T16

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[0].q | hw2reg_wrap.loc_alert_cause[0])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T17,T7,T8
1	0	Covered	T17,T18,T19

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[1].q | hw2reg_wrap.loc_alert_cause[1])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T17,T7,T8
1	0	Covered	T17,T18,T19

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[2].q | hw2reg_wrap.loc_alert_cause[2])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T10,T13,T40
1	0	Covered	T10,T13,T40

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[3].q | hw2reg_wrap.loc_alert_cause[3])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T1,T11,T4
1	0	Covered	T17,T14,T40

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[4].q | hw2reg_wrap.loc_alert_cause[4])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T208,T209,T210
1	0	Not Covered

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[5].q | hw2reg_wrap.loc_alert_cause[5])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T193,T197
1	0	Covered	T193,T197

 LINE       129
 EXPRESSION (reg2hw.loc_alert_cause[6].q | hw2reg_wrap.loc_alert_cause[6])
             -------------1-------------   ---------------2--------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T176,T178,T179
1	0	Covered	T178,T179,T186

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[0].q & ((~reg2hw.alert_regwen[0].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T11,T16
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T10,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[1].q & ((~reg2hw.alert_regwen[1].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T25,T26,T27
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T10,T11

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[2].q & ((~reg2hw.alert_regwen[2].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T13
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T11,T16

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[3].q & ((~reg2hw.alert_regwen[3].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T11,T16
1	0	Covered	T1,T3,T10
1	1	Covered	T10,T4,T25

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[4].q & ((~reg2hw.alert_regwen[4].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T16
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T11,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[5].q & ((~reg2hw.alert_regwen[5].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T10
1	0	Covered	T3,T10,T11
1	1	Covered	T4,T24,T5

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[6].q & ((~reg2hw.alert_regwen[6].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T11
1	0	Covered	T3,T10,T11
1	1	Covered	T10,T16,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[7].q & ((~reg2hw.alert_regwen[7].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T11,T13
1	0	Covered	T1,T3,T10
1	1	Covered	T10,T4,T26

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[8].q & ((~reg2hw.alert_regwen[8].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T11,T24
1	0	Covered	T3,T10,T11
1	1	Covered	T10,T4,T25

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[9].q & ((~reg2hw.alert_regwen[9].q)))
             --------------1--------------   --------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T24,T25
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T10,T11

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[10].q & ((~reg2hw.alert_regwen[10].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T11
1	0	Covered	T1,T3,T11
1	1	Covered	T1,T4,T24

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[11].q & ((~reg2hw.alert_regwen[11].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T10
1	0	Covered	T3,T10,T11
1	1	Covered	T4,T24,T25

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[12].q & ((~reg2hw.alert_regwen[12].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T11
1	0	Covered	T3,T10,T11
1	1	Covered	T10,T4,T13

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[13].q & ((~reg2hw.alert_regwen[13].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T24
1	0	Covered	T3,T10,T11
1	1	Covered	T10,T11,T16

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[14].q & ((~reg2hw.alert_regwen[14].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T16
1	0	Covered	T1,T3,T10
1	1	Covered	T11,T4,T25

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[15].q & ((~reg2hw.alert_regwen[15].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T25,T17
1	0	Covered	T1,T3,T10
1	1	Covered	T10,T11,T16

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[16].q & ((~reg2hw.alert_regwen[16].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T11
1	0	Covered	T1,T3,T10
1	1	Covered	T10,T4,T24

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[17].q & ((~reg2hw.alert_regwen[17].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T11,T16
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T10,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[18].q & ((~reg2hw.alert_regwen[18].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T24,T13
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T10,T11

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[19].q & ((~reg2hw.alert_regwen[19].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T11
1	0	Covered	T3,T10,T11
1	1	Covered	T10,T4,T24

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[20].q & ((~reg2hw.alert_regwen[20].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T10,T26,T91
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T11,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[21].q & ((~reg2hw.alert_regwen[21].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T16
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T11,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[22].q & ((~reg2hw.alert_regwen[22].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T24,T25
1	0	Covered	T1,T3,T10
1	1	Covered	T10,T11,T16

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[23].q & ((~reg2hw.alert_regwen[23].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T11
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T4,T13

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[24].q & ((~reg2hw.alert_regwen[24].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T10
1	0	Covered	T1,T3,T11
1	1	Covered	T4,T13,T26

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[25].q & ((~reg2hw.alert_regwen[25].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T11
1	0	Covered	T1,T3,T10
1	1	Covered	T1,T16,T4

 LINE       176
 EXPRESSION (reg2hw.alert_en_shadowed[26].q & ((~reg2hw.alert_regwen[26].q)))
             ---------------1--------------   ---------------2--------------

-1-	-2-	Status	Tests
0	1	Covered	T2,T10,T24
1	0	Covered	T2,T3,T10
1	1	Covered	T11,T4,T13