Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.47 99.11 95.67 100.00 100.00 98.71 97.01 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T795 /workspace/coverage/default/7.clkmgr_trans.2242506640 Apr 18 01:31:46 PM PDT 24 Apr 18 01:31:50 PM PDT 24 99471250 ps
T796 /workspace/coverage/default/43.clkmgr_extclk.4139313921 Apr 18 01:32:53 PM PDT 24 Apr 18 01:32:54 PM PDT 24 21791526 ps
T797 /workspace/coverage/default/42.clkmgr_smoke.1586769030 Apr 18 01:32:52 PM PDT 24 Apr 18 01:32:54 PM PDT 24 15329748 ps
T798 /workspace/coverage/default/26.clkmgr_frequency_timeout.807996590 Apr 18 01:32:32 PM PDT 24 Apr 18 01:32:45 PM PDT 24 1939287132 ps
T47 /workspace/coverage/default/3.clkmgr_sec_cm.1221998371 Apr 18 01:31:42 PM PDT 24 Apr 18 01:31:47 PM PDT 24 418777111 ps
T799 /workspace/coverage/default/17.clkmgr_lc_clk_byp_req_intersig_mubi.4144568085 Apr 18 01:31:51 PM PDT 24 Apr 18 01:31:56 PM PDT 24 14244744 ps
T800 /workspace/coverage/default/26.clkmgr_stress_all.1387427133 Apr 18 01:32:38 PM PDT 24 Apr 18 01:33:12 PM PDT 24 8405900133 ps
T801 /workspace/coverage/default/1.clkmgr_peri.1420246094 Apr 18 01:31:39 PM PDT 24 Apr 18 01:31:41 PM PDT 24 19289074 ps
T802 /workspace/coverage/default/28.clkmgr_trans.19316166 Apr 18 01:32:39 PM PDT 24 Apr 18 01:32:42 PM PDT 24 54694782 ps
T803 /workspace/coverage/default/8.clkmgr_clk_handshake_intersig_mubi.1839321277 Apr 18 01:31:45 PM PDT 24 Apr 18 01:31:49 PM PDT 24 18515249 ps
T804 /workspace/coverage/default/29.clkmgr_frequency_timeout.683685715 Apr 18 01:32:35 PM PDT 24 Apr 18 01:32:38 PM PDT 24 513011169 ps
T805 /workspace/coverage/default/41.clkmgr_trans.3983723891 Apr 18 01:32:49 PM PDT 24 Apr 18 01:32:52 PM PDT 24 38081499 ps
T806 /workspace/coverage/default/44.clkmgr_stress_all_with_rand_reset.939804672 Apr 18 01:33:05 PM PDT 24 Apr 18 01:47:03 PM PDT 24 122831179064 ps
T807 /workspace/coverage/default/24.clkmgr_clk_status.2081828144 Apr 18 01:32:40 PM PDT 24 Apr 18 01:32:43 PM PDT 24 15881361 ps
T808 /workspace/coverage/default/49.clkmgr_clk_status.3109098286 Apr 18 01:33:34 PM PDT 24 Apr 18 01:33:36 PM PDT 24 47873660 ps
T809 /workspace/coverage/default/8.clkmgr_extclk.1792460029 Apr 18 01:31:49 PM PDT 24 Apr 18 01:31:54 PM PDT 24 65288619 ps
T810 /workspace/coverage/default/40.clkmgr_idle_intersig_mubi.3415852463 Apr 18 01:32:42 PM PDT 24 Apr 18 01:32:48 PM PDT 24 18471854 ps
T811 /workspace/coverage/default/48.clkmgr_lc_clk_byp_req_intersig_mubi.1973555426 Apr 18 01:33:15 PM PDT 24 Apr 18 01:33:17 PM PDT 24 54948360 ps
T812 /workspace/coverage/default/12.clkmgr_frequency.3646614186 Apr 18 01:31:52 PM PDT 24 Apr 18 01:32:12 PM PDT 24 2120568041 ps
T813 /workspace/coverage/default/49.clkmgr_frequency_timeout.800668107 Apr 18 01:33:13 PM PDT 24 Apr 18 01:33:20 PM PDT 24 742111323 ps
T814 /workspace/coverage/default/6.clkmgr_peri.1953908057 Apr 18 01:31:46 PM PDT 24 Apr 18 01:31:53 PM PDT 24 76416848 ps
T815 /workspace/coverage/default/37.clkmgr_clk_status.1802955922 Apr 18 01:32:40 PM PDT 24 Apr 18 01:32:43 PM PDT 24 13165060 ps
T816 /workspace/coverage/default/23.clkmgr_div_intersig_mubi.1837689225 Apr 18 01:32:31 PM PDT 24 Apr 18 01:32:33 PM PDT 24 80165032 ps
T817 /workspace/coverage/default/38.clkmgr_stress_all_with_rand_reset.2849377643 Apr 18 01:32:47 PM PDT 24 Apr 18 02:09:42 PM PDT 24 493813546906 ps
T818 /workspace/coverage/default/15.clkmgr_trans.1994831096 Apr 18 01:31:52 PM PDT 24 Apr 18 01:31:57 PM PDT 24 54588461 ps
T819 /workspace/coverage/default/38.clkmgr_lc_ctrl_intersig_mubi.2070141209 Apr 18 01:32:43 PM PDT 24 Apr 18 01:32:48 PM PDT 24 39769637 ps
T820 /workspace/coverage/default/21.clkmgr_peri.2400039611 Apr 18 01:32:28 PM PDT 24 Apr 18 01:32:30 PM PDT 24 19090027 ps
T821 /workspace/coverage/default/33.clkmgr_stress_all.4212560906 Apr 18 01:32:44 PM PDT 24 Apr 18 01:33:10 PM PDT 24 2868263361 ps
T822 /workspace/coverage/default/26.clkmgr_clk_handshake_intersig_mubi.2614243282 Apr 18 01:32:33 PM PDT 24 Apr 18 01:32:35 PM PDT 24 53274238 ps
T823 /workspace/coverage/default/32.clkmgr_idle_intersig_mubi.768464764 Apr 18 01:32:40 PM PDT 24 Apr 18 01:32:44 PM PDT 24 17235868 ps
T824 /workspace/coverage/default/31.clkmgr_stress_all.465041271 Apr 18 01:32:38 PM PDT 24 Apr 18 01:32:44 PM PDT 24 1075150304 ps
T825 /workspace/coverage/default/12.clkmgr_peri.1082511132 Apr 18 01:31:53 PM PDT 24 Apr 18 01:31:57 PM PDT 24 17905261 ps
T826 /workspace/coverage/default/14.clkmgr_lc_ctrl_intersig_mubi.3229097683 Apr 18 01:31:55 PM PDT 24 Apr 18 01:31:59 PM PDT 24 16623262 ps
T827 /workspace/coverage/default/47.clkmgr_smoke.3172269421 Apr 18 01:33:35 PM PDT 24 Apr 18 01:33:36 PM PDT 24 18317314 ps
T828 /workspace/coverage/default/29.clkmgr_lc_ctrl_intersig_mubi.3528099361 Apr 18 01:32:43 PM PDT 24 Apr 18 01:32:49 PM PDT 24 157225959 ps
T829 /workspace/coverage/default/14.clkmgr_clk_handshake_intersig_mubi.3176170979 Apr 18 01:31:53 PM PDT 24 Apr 18 01:31:57 PM PDT 24 14540309 ps
T830 /workspace/coverage/default/8.clkmgr_frequency.2689308921 Apr 18 01:31:49 PM PDT 24 Apr 18 01:32:04 PM PDT 24 2481055293 ps
T831 /workspace/coverage/default/3.clkmgr_smoke.2230459849 Apr 18 01:31:51 PM PDT 24 Apr 18 01:31:55 PM PDT 24 22063890 ps
T832 /workspace/coverage/default/5.clkmgr_extclk.1308815651 Apr 18 01:31:41 PM PDT 24 Apr 18 01:31:44 PM PDT 24 16399794 ps
T833 /workspace/coverage/default/32.clkmgr_clk_status.1803009091 Apr 18 01:32:39 PM PDT 24 Apr 18 01:32:42 PM PDT 24 18733158 ps
T834 /workspace/coverage/default/40.clkmgr_trans.4261495341 Apr 18 01:32:41 PM PDT 24 Apr 18 01:32:45 PM PDT 24 29843859 ps
T835 /workspace/coverage/default/5.clkmgr_trans.4122327679 Apr 18 01:31:43 PM PDT 24 Apr 18 01:31:47 PM PDT 24 15076790 ps
T836 /workspace/coverage/default/7.clkmgr_regwen.3182534232 Apr 18 01:31:47 PM PDT 24 Apr 18 01:31:56 PM PDT 24 793467754 ps
T837 /workspace/coverage/default/11.clkmgr_stress_all.1526095880 Apr 18 01:31:47 PM PDT 24 Apr 18 01:32:38 PM PDT 24 12599546337 ps
T838 /workspace/coverage/default/25.clkmgr_stress_all_with_rand_reset.3060826533 Apr 18 01:32:37 PM PDT 24 Apr 18 01:45:50 PM PDT 24 139069812401 ps
T839 /workspace/coverage/default/41.clkmgr_stress_all.1034153896 Apr 18 01:33:02 PM PDT 24 Apr 18 01:33:20 PM PDT 24 2447677312 ps
T840 /workspace/coverage/default/23.clkmgr_smoke.1583000217 Apr 18 01:32:33 PM PDT 24 Apr 18 01:32:35 PM PDT 24 40632317 ps
T841 /workspace/coverage/default/35.clkmgr_stress_all_with_rand_reset.1628364867 Apr 18 01:32:40 PM PDT 24 Apr 18 01:35:49 PM PDT 24 12606790690 ps
T842 /workspace/coverage/default/20.clkmgr_lc_clk_byp_req_intersig_mubi.1145057176 Apr 18 01:32:01 PM PDT 24 Apr 18 01:32:03 PM PDT 24 63779715 ps
T843 /workspace/coverage/default/7.clkmgr_stress_all_with_rand_reset.1294839830 Apr 18 01:31:42 PM PDT 24 Apr 18 01:44:31 PM PDT 24 90062977426 ps
T844 /workspace/coverage/default/43.clkmgr_peri.3681413156 Apr 18 01:33:09 PM PDT 24 Apr 18 01:33:10 PM PDT 24 89539823 ps
T845 /workspace/coverage/default/18.clkmgr_clk_handshake_intersig_mubi.2439836768 Apr 18 01:31:50 PM PDT 24 Apr 18 01:31:55 PM PDT 24 18757795 ps
T846 /workspace/coverage/default/24.clkmgr_regwen.3106043230 Apr 18 01:32:35 PM PDT 24 Apr 18 01:32:42 PM PDT 24 1893609923 ps
T847 /workspace/coverage/default/46.clkmgr_frequency_timeout.1458189982 Apr 18 01:33:19 PM PDT 24 Apr 18 01:33:25 PM PDT 24 1567671015 ps
T848 /workspace/coverage/default/1.clkmgr_idle_intersig_mubi.2643415513 Apr 18 01:31:37 PM PDT 24 Apr 18 01:31:38 PM PDT 24 19399439 ps
T849 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.745055649 Apr 18 01:30:57 PM PDT 24 Apr 18 01:31:03 PM PDT 24 19415383 ps
T850 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.3976314123 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:56 PM PDT 24 53339530 ps
T94 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.488314991 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:53 PM PDT 24 735721970 ps
T101 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.2764597236 Apr 18 01:30:38 PM PDT 24 Apr 18 01:30:48 PM PDT 24 1358017103 ps
T48 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.3523957849 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:55 PM PDT 24 77887270 ps
T71 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.3015242652 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 45087381 ps
T72 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.2029808976 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:43 PM PDT 24 22068764 ps
T73 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.2463975436 Apr 18 01:30:57 PM PDT 24 Apr 18 01:31:03 PM PDT 24 46782979 ps
T95 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.3660430871 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:57 PM PDT 24 86064992 ps
T49 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.1237409602 Apr 18 01:30:53 PM PDT 24 Apr 18 01:31:01 PM PDT 24 195615436 ps
T50 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.1516979193 Apr 18 01:30:56 PM PDT 24 Apr 18 01:31:04 PM PDT 24 375915177 ps
T54 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.2571846255 Apr 18 01:30:34 PM PDT 24 Apr 18 01:30:37 PM PDT 24 248016316 ps
T74 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.1780116073 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:02 PM PDT 24 54767234 ps
T851 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.2942490902 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:52 PM PDT 24 141818432 ps
T75 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.150443827 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:46 PM PDT 24 24034353 ps
T852 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.3684585897 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:50 PM PDT 24 18720910 ps
T96 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.2046427622 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:48 PM PDT 24 53470014 ps
T51 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.1604949223 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:54 PM PDT 24 65352336 ps
T853 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.676694531 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 25139642 ps
T52 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.3837173675 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 308534660 ps
T76 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.542475234 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 141532715 ps
T56 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.2356965680 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:49 PM PDT 24 184939313 ps
T854 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.3396862150 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:55 PM PDT 24 281728064 ps
T77 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.465466648 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:53 PM PDT 24 12697839 ps
T855 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.4215816882 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 36443610 ps
T856 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.1215309566 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:56 PM PDT 24 48633982 ps
T857 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.1021342592 Apr 18 01:31:01 PM PDT 24 Apr 18 01:31:06 PM PDT 24 45279892 ps
T858 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2819453818 Apr 18 01:30:37 PM PDT 24 Apr 18 01:30:39 PM PDT 24 27975095 ps
T859 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.3691127562 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:00 PM PDT 24 29700589 ps
T55 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.1219489336 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 150728214 ps
T860 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.67540951 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:48 PM PDT 24 35477844 ps
T861 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.2951210372 Apr 18 01:30:45 PM PDT 24 Apr 18 01:30:47 PM PDT 24 43995059 ps
T862 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.3092417146 Apr 18 01:30:35 PM PDT 24 Apr 18 01:30:37 PM PDT 24 94324474 ps
T863 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.1308728155 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 42517518 ps
T864 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.4037877497 Apr 18 01:30:45 PM PDT 24 Apr 18 01:30:47 PM PDT 24 28441864 ps
T865 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.2141735131 Apr 18 01:30:34 PM PDT 24 Apr 18 01:30:35 PM PDT 24 14757782 ps
T866 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.1737730432 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:53 PM PDT 24 47809636 ps
T867 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.3430119401 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:48 PM PDT 24 32168186 ps
T868 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.511509602 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:01 PM PDT 24 34431823 ps
T869 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.2348523420 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:51 PM PDT 24 23617863 ps
T53 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.1403327699 Apr 18 01:30:45 PM PDT 24 Apr 18 01:30:47 PM PDT 24 61152815 ps
T870 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.3422149596 Apr 18 01:30:41 PM PDT 24 Apr 18 01:30:43 PM PDT 24 86972008 ps
T871 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.926000339 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 88688332 ps
T872 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.2113189405 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:49 PM PDT 24 12621821 ps
T873 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.1004492585 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:00 PM PDT 24 21928012 ps
T874 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.1079266351 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:02 PM PDT 24 346660072 ps
T98 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.679040153 Apr 18 01:30:41 PM PDT 24 Apr 18 01:30:44 PM PDT 24 195561266 ps
T120 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.451130448 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:49 PM PDT 24 133485942 ps
T130 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.3816463184 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 432696414 ps
T121 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.4052569949 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:47 PM PDT 24 393800490 ps
T875 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.1712956978 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:57 PM PDT 24 17843846 ps
T127 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.325437388 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 194747957 ps
T876 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.1504168160 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 12532595 ps
T157 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.1080283022 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:53 PM PDT 24 67596802 ps
T122 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.1662484435 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:56 PM PDT 24 69715908 ps
T877 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.2185915971 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 48600721 ps
T878 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.2906375843 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 12712129 ps
T879 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.501551680 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:02 PM PDT 24 98099599 ps
T880 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.1663607038 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 35471329 ps
T881 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.2310688081 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:52 PM PDT 24 11867659 ps
T882 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.1685248443 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:52 PM PDT 24 15098599 ps
T99 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.1822197992 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:55 PM PDT 24 134732305 ps
T883 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.455263180 Apr 18 01:30:40 PM PDT 24 Apr 18 01:30:43 PM PDT 24 86093607 ps
T884 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.2923740995 Apr 18 01:30:57 PM PDT 24 Apr 18 01:31:03 PM PDT 24 56418545 ps
T885 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.2372138683 Apr 18 01:31:01 PM PDT 24 Apr 18 01:31:06 PM PDT 24 36007680 ps
T886 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.2362376741 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:55 PM PDT 24 139106768 ps
T123 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.3970471758 Apr 18 01:30:39 PM PDT 24 Apr 18 01:30:42 PM PDT 24 391105448 ps
T887 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.2602549244 Apr 18 01:30:41 PM PDT 24 Apr 18 01:30:43 PM PDT 24 74796528 ps
T128 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.950067175 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:48 PM PDT 24 111423362 ps
T131 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.3385042358 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:53 PM PDT 24 432192987 ps
T888 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.561768339 Apr 18 01:30:57 PM PDT 24 Apr 18 01:31:05 PM PDT 24 461376173 ps
T889 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.942565038 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 21165641 ps
T129 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.4235994286 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:58 PM PDT 24 78589660 ps
T124 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.727890092 Apr 18 01:30:57 PM PDT 24 Apr 18 01:31:05 PM PDT 24 227871772 ps
T890 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.150593837 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 31353674 ps
T891 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.4116601433 Apr 18 01:30:58 PM PDT 24 Apr 18 01:31:06 PM PDT 24 72106117 ps
T892 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.791521008 Apr 18 01:31:01 PM PDT 24 Apr 18 01:31:06 PM PDT 24 14706164 ps
T893 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.2407698706 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:48 PM PDT 24 193347126 ps
T894 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.962557495 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:56 PM PDT 24 34538288 ps
T895 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.688113342 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 113531450 ps
T896 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.945261542 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:48 PM PDT 24 45573873 ps
T125 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.1270111145 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 117335980 ps
T897 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.3901242863 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:56 PM PDT 24 29790421 ps
T898 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.1816393353 Apr 18 01:30:28 PM PDT 24 Apr 18 01:30:29 PM PDT 24 31757629 ps
T899 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.2537701981 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:50 PM PDT 24 33783153 ps
T900 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.1453238390 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 21885559 ps
T901 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.3218458492 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:56 PM PDT 24 64019348 ps
T902 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.2103939221 Apr 18 01:30:39 PM PDT 24 Apr 18 01:30:40 PM PDT 24 14942089 ps
T903 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.3794993735 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:58 PM PDT 24 20245869 ps
T126 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.1556436585 Apr 18 01:30:47 PM PDT 24 Apr 18 01:30:51 PM PDT 24 226912112 ps
T904 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.815535881 Apr 18 01:30:47 PM PDT 24 Apr 18 01:30:54 PM PDT 24 1709581958 ps
T905 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.657439906 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:44 PM PDT 24 19019202 ps
T906 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.241273541 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 14546192 ps
T103 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.2432376472 Apr 18 01:30:56 PM PDT 24 Apr 18 01:31:03 PM PDT 24 93081862 ps
T907 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.1708713346 Apr 18 01:30:38 PM PDT 24 Apr 18 01:30:41 PM PDT 24 106508777 ps
T908 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.1913559077 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 66843288 ps
T909 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.2978129002 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:01 PM PDT 24 126922552 ps
T910 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.186200403 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:53 PM PDT 24 43636219 ps
T911 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.3835481634 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:55 PM PDT 24 32911430 ps
T912 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.1049176298 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:51 PM PDT 24 32598655 ps
T913 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.1280391165 Apr 18 01:30:53 PM PDT 24 Apr 18 01:31:00 PM PDT 24 79948525 ps
T914 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.688327025 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:46 PM PDT 24 29874720 ps
T104 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.2076656699 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 100354700 ps
T107 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.776418816 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:03 PM PDT 24 444831692 ps
T100 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.676398520 Apr 18 01:30:40 PM PDT 24 Apr 18 01:30:44 PM PDT 24 435762228 ps
T915 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.576686862 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:45 PM PDT 24 90585047 ps
T916 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.3216463107 Apr 18 01:30:33 PM PDT 24 Apr 18 01:30:34 PM PDT 24 36475184 ps
T917 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.3365080890 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 142826398 ps
T918 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.3415849932 Apr 18 01:31:00 PM PDT 24 Apr 18 01:31:05 PM PDT 24 14158691 ps
T919 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.4062626551 Apr 18 01:30:41 PM PDT 24 Apr 18 01:30:43 PM PDT 24 74081491 ps
T920 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.585083453 Apr 18 01:30:52 PM PDT 24 Apr 18 01:31:00 PM PDT 24 164156098 ps
T921 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.3859960357 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:58 PM PDT 24 17307327 ps
T922 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.2670440105 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:51 PM PDT 24 528090663 ps
T923 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.2625400699 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:44 PM PDT 24 87581378 ps
T924 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.1698377154 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:52 PM PDT 24 203304873 ps
T925 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.3695624784 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:55 PM PDT 24 37797573 ps
T926 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.227452213 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:48 PM PDT 24 18665474 ps
T927 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.2509868896 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:01 PM PDT 24 66041129 ps
T928 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.3937459118 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 69960487 ps
T929 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.459988080 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:51 PM PDT 24 13438832 ps
T930 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.1127135807 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:47 PM PDT 24 81694087 ps
T931 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.3384716038 Apr 18 01:30:45 PM PDT 24 Apr 18 01:30:46 PM PDT 24 27495364 ps
T932 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.3029519365 Apr 18 01:30:56 PM PDT 24 Apr 18 01:31:06 PM PDT 24 825473600 ps
T933 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.1741506821 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 467632819 ps
T102 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.1978358406 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:03 PM PDT 24 95589512 ps
T934 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.1103619365 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:54 PM PDT 24 53935085 ps
T935 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.464342449 Apr 18 01:30:58 PM PDT 24 Apr 18 01:31:04 PM PDT 24 22851850 ps
T936 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.3500266059 Apr 18 01:30:37 PM PDT 24 Apr 18 01:30:38 PM PDT 24 69486294 ps
T937 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.271448066 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:02 PM PDT 24 161036869 ps
T938 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.2870768222 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:44 PM PDT 24 58951300 ps
T939 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.305160277 Apr 18 01:30:47 PM PDT 24 Apr 18 01:30:50 PM PDT 24 67273625 ps
T940 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.2885391282 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:02 PM PDT 24 82627792 ps
T941 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.2894086314 Apr 18 01:30:56 PM PDT 24 Apr 18 01:31:03 PM PDT 24 69466122 ps
T158 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.3790372830 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:02 PM PDT 24 100263194 ps
T942 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.1671463081 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:48 PM PDT 24 331554954 ps
T943 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.3948101126 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:01 PM PDT 24 66828049 ps
T944 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.151163823 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:55 PM PDT 24 129048882 ps
T945 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.1314464774 Apr 18 01:30:47 PM PDT 24 Apr 18 01:30:49 PM PDT 24 18051999 ps
T946 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.3864014077 Apr 18 01:30:33 PM PDT 24 Apr 18 01:30:34 PM PDT 24 32927253 ps
T947 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.1289718911 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 20381178 ps
T948 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.4141841695 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:47 PM PDT 24 33967537 ps
T949 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.3921636095 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:54 PM PDT 24 41916412 ps
T950 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.3356880675 Apr 18 01:30:38 PM PDT 24 Apr 18 01:30:41 PM PDT 24 209680572 ps
T951 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.519269812 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:46 PM PDT 24 183014928 ps
T952 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.2877138926 Apr 18 01:30:58 PM PDT 24 Apr 18 01:31:05 PM PDT 24 271938837 ps
T953 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.2749915646 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:56 PM PDT 24 65000144 ps
T954 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.1201035320 Apr 18 01:30:45 PM PDT 24 Apr 18 01:30:47 PM PDT 24 41428243 ps
T955 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.782813933 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:54 PM PDT 24 26538212 ps
T956 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.1350312385 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:51 PM PDT 24 26732723 ps
T957 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.1097562095 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:56 PM PDT 24 19413069 ps
T958 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.2200012004 Apr 18 01:30:46 PM PDT 24 Apr 18 01:30:50 PM PDT 24 333489508 ps
T959 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.4083030745 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:54 PM PDT 24 12751976 ps
T960 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.4034308117 Apr 18 01:30:43 PM PDT 24 Apr 18 01:30:45 PM PDT 24 21167260 ps
T961 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.3193194431 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:52 PM PDT 24 33731701 ps
T962 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.581366065 Apr 18 01:30:37 PM PDT 24 Apr 18 01:30:41 PM PDT 24 211948748 ps
T963 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.1762943970 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:56 PM PDT 24 15305156 ps
T964 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1312941148 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:53 PM PDT 24 37216931 ps
T965 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.795838172 Apr 18 01:30:57 PM PDT 24 Apr 18 01:31:02 PM PDT 24 10787204 ps
T966 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.1119597346 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:58 PM PDT 24 400638073 ps
T967 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.3807050337 Apr 18 01:30:40 PM PDT 24 Apr 18 01:30:42 PM PDT 24 28434936 ps
T968 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.1118426340 Apr 18 01:30:58 PM PDT 24 Apr 18 01:31:04 PM PDT 24 24195444 ps
T969 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.3419021094 Apr 18 01:30:38 PM PDT 24 Apr 18 01:30:46 PM PDT 24 417165928 ps
T970 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.2879794487 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:50 PM PDT 24 66966133 ps
T971 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.987521514 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:50 PM PDT 24 16877305 ps
T972 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.2293732354 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 13126361 ps
T973 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.2021948148 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:01 PM PDT 24 36713374 ps
T974 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.820144889 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:53 PM PDT 24 585352989 ps
T975 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.1556308729 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:52 PM PDT 24 36597013 ps
T976 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.1254150662 Apr 18 01:30:50 PM PDT 24 Apr 18 01:30:54 PM PDT 24 62203336 ps
T977 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.1917289312 Apr 18 01:31:01 PM PDT 24 Apr 18 01:31:05 PM PDT 24 14828146 ps
T978 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.3080058483 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:45 PM PDT 24 81552269 ps
T979 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.2516584416 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:54 PM PDT 24 137338075 ps
T980 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.24328154 Apr 18 01:30:48 PM PDT 24 Apr 18 01:30:52 PM PDT 24 226149273 ps
T981 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.4183376922 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 32632256 ps
T982 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.2956654307 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 14524154 ps
T983 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.3683586129 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:57 PM PDT 24 132835671 ps
T984 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.3174094276 Apr 18 01:30:51 PM PDT 24 Apr 18 01:30:55 PM PDT 24 65209115 ps
T985 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2430018841 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 49748013 ps
T986 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.3209132284 Apr 18 01:30:44 PM PDT 24 Apr 18 01:30:49 PM PDT 24 816871413 ps
T987 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.1906144497 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 25951640 ps
T988 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.2765436034 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:58 PM PDT 24 29283076 ps
T989 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.2522437739 Apr 18 01:30:58 PM PDT 24 Apr 18 01:31:05 PM PDT 24 125514045 ps
T990 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.3362012622 Apr 18 01:30:52 PM PDT 24 Apr 18 01:30:59 PM PDT 24 76853722 ps
T991 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.1731574434 Apr 18 01:30:47 PM PDT 24 Apr 18 01:30:49 PM PDT 24 15638117 ps
T992 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.1246815894 Apr 18 01:30:42 PM PDT 24 Apr 18 01:30:44 PM PDT 24 55846165 ps
T993 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.2528716843 Apr 18 01:30:49 PM PDT 24 Apr 18 01:30:52 PM PDT 24 120251657 ps
T994 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.733404664 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 63760191 ps
T995 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.391418496 Apr 18 01:30:31 PM PDT 24 Apr 18 01:30:35 PM PDT 24 152202647 ps
T105 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.4079144810 Apr 18 01:30:47 PM PDT 24 Apr 18 01:30:50 PM PDT 24 123733181 ps
T996 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.1737076839 Apr 18 01:30:53 PM PDT 24 Apr 18 01:30:59 PM PDT 24 93858456 ps
T997 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.3115563565 Apr 18 01:30:40 PM PDT 24 Apr 18 01:30:43 PM PDT 24 286717607 ps
T998 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.2909680291 Apr 18 01:30:41 PM PDT 24 Apr 18 01:30:50 PM PDT 24 499103362 ps
T999 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.402108441 Apr 18 01:30:54 PM PDT 24 Apr 18 01:31:00 PM PDT 24 12899649 ps
T1000 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.3436693002 Apr 18 01:30:55 PM PDT 24 Apr 18 01:31:01 PM PDT 24 27586347 ps
T1001 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2142518142 Apr 18 01:30:43 PM PDT 24 Apr 18 01:30:44 PM PDT 24 14596472 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%