Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.01 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T799 /workspace/coverage/default/12.clkmgr_clk_status.3927412901 May 16 12:50:58 PM PDT 24 May 16 12:51:08 PM PDT 24 20153191 ps
T800 /workspace/coverage/default/48.clkmgr_trans.1637319075 May 16 12:52:41 PM PDT 24 May 16 12:52:54 PM PDT 24 15876047 ps
T801 /workspace/coverage/default/2.clkmgr_stress_all_with_rand_reset.2686884005 May 16 12:50:04 PM PDT 24 May 16 01:05:19 PM PDT 24 146604973001 ps
T802 /workspace/coverage/default/25.clkmgr_alert_test.4155557712 May 16 12:51:42 PM PDT 24 May 16 12:52:01 PM PDT 24 33427205 ps
T803 /workspace/coverage/default/21.clkmgr_clk_handshake_intersig_mubi.207969032 May 16 12:51:23 PM PDT 24 May 16 12:51:34 PM PDT 24 44159589 ps
T804 /workspace/coverage/default/13.clkmgr_peri.781116745 May 16 12:51:04 PM PDT 24 May 16 12:51:12 PM PDT 24 26106114 ps
T805 /workspace/coverage/default/43.clkmgr_regwen.982553120 May 16 12:52:26 PM PDT 24 May 16 12:52:42 PM PDT 24 574759151 ps
T806 /workspace/coverage/default/41.clkmgr_clk_status.440941515 May 16 12:52:23 PM PDT 24 May 16 12:52:37 PM PDT 24 40748790 ps
T807 /workspace/coverage/default/0.clkmgr_trans.4238950784 May 16 12:49:45 PM PDT 24 May 16 12:50:00 PM PDT 24 73495176 ps
T808 /workspace/coverage/default/21.clkmgr_idle_intersig_mubi.221459185 May 16 12:51:23 PM PDT 24 May 16 12:51:34 PM PDT 24 31385592 ps
T809 /workspace/coverage/default/9.clkmgr_frequency.3249499837 May 16 12:50:34 PM PDT 24 May 16 12:51:00 PM PDT 24 2380676731 ps
T810 /workspace/coverage/default/21.clkmgr_stress_all.546939725 May 16 12:51:30 PM PDT 24 May 16 12:52:31 PM PDT 24 9749029270 ps
T811 /workspace/coverage/default/17.clkmgr_idle_intersig_mubi.3619963351 May 16 12:51:19 PM PDT 24 May 16 12:51:27 PM PDT 24 76871272 ps
T812 /workspace/coverage/default/36.clkmgr_alert_test.1842233510 May 16 12:52:03 PM PDT 24 May 16 12:52:25 PM PDT 24 100234026 ps
T813 /workspace/coverage/default/35.clkmgr_frequency_timeout.453621114 May 16 12:52:02 PM PDT 24 May 16 12:52:26 PM PDT 24 257827079 ps
T814 /workspace/coverage/default/42.clkmgr_stress_all_with_rand_reset.1579130378 May 16 12:52:25 PM PDT 24 May 16 12:58:28 PM PDT 24 20048380313 ps
T815 /workspace/coverage/default/9.clkmgr_peri.1204766031 May 16 12:50:36 PM PDT 24 May 16 12:50:54 PM PDT 24 12962367 ps
T816 /workspace/coverage/default/1.clkmgr_lc_ctrl_intersig_mubi.1711091059 May 16 12:49:55 PM PDT 24 May 16 12:50:08 PM PDT 24 15128635 ps
T817 /workspace/coverage/default/25.clkmgr_extclk.1562891663 May 16 12:51:30 PM PDT 24 May 16 12:51:45 PM PDT 24 131718864 ps
T818 /workspace/coverage/default/14.clkmgr_div_intersig_mubi.3139531272 May 16 12:51:18 PM PDT 24 May 16 12:51:27 PM PDT 24 65550471 ps
T819 /workspace/coverage/default/33.clkmgr_extclk.4268020613 May 16 12:51:58 PM PDT 24 May 16 12:52:18 PM PDT 24 23395368 ps
T820 /workspace/coverage/default/31.clkmgr_lc_clk_byp_req_intersig_mubi.3875811515 May 16 12:51:48 PM PDT 24 May 16 12:52:08 PM PDT 24 22387069 ps
T821 /workspace/coverage/default/21.clkmgr_frequency_timeout.2302412312 May 16 12:51:33 PM PDT 24 May 16 12:51:54 PM PDT 24 1722234185 ps
T822 /workspace/coverage/default/4.clkmgr_clk_handshake_intersig_mubi.2027121028 May 16 12:50:20 PM PDT 24 May 16 12:50:35 PM PDT 24 30791722 ps
T823 /workspace/coverage/default/22.clkmgr_lc_ctrl_intersig_mubi.1990484936 May 16 12:51:36 PM PDT 24 May 16 12:51:52 PM PDT 24 37616306 ps
T824 /workspace/coverage/default/23.clkmgr_lc_clk_byp_req_intersig_mubi.3763894406 May 16 12:51:34 PM PDT 24 May 16 12:51:50 PM PDT 24 69038088 ps
T825 /workspace/coverage/default/18.clkmgr_stress_all.4168299082 May 16 12:51:21 PM PDT 24 May 16 12:51:48 PM PDT 24 4807466249 ps
T826 /workspace/coverage/default/12.clkmgr_stress_all_with_rand_reset.3325123125 May 16 12:50:58 PM PDT 24 May 16 12:59:12 PM PDT 24 49718879036 ps
T827 /workspace/coverage/default/12.clkmgr_alert_test.3503795089 May 16 12:51:00 PM PDT 24 May 16 12:51:10 PM PDT 24 20007562 ps
T828 /workspace/coverage/default/36.clkmgr_lc_clk_byp_req_intersig_mubi.2950396004 May 16 12:52:02 PM PDT 24 May 16 12:52:24 PM PDT 24 28085206 ps
T829 /workspace/coverage/default/30.clkmgr_idle_intersig_mubi.1411823441 May 16 12:51:50 PM PDT 24 May 16 12:52:11 PM PDT 24 62065823 ps
T830 /workspace/coverage/default/0.clkmgr_clk_status.2702245620 May 16 12:49:44 PM PDT 24 May 16 12:49:59 PM PDT 24 24333451 ps
T831 /workspace/coverage/default/46.clkmgr_regwen.1815120669 May 16 12:52:36 PM PDT 24 May 16 12:52:52 PM PDT 24 1446158166 ps
T832 /workspace/coverage/default/2.clkmgr_clk_status.1678430635 May 16 12:49:54 PM PDT 24 May 16 12:50:06 PM PDT 24 37186523 ps
T833 /workspace/coverage/default/7.clkmgr_clk_status.1372591544 May 16 12:50:23 PM PDT 24 May 16 12:50:38 PM PDT 24 117113924 ps
T834 /workspace/coverage/default/42.clkmgr_trans.461647513 May 16 12:52:23 PM PDT 24 May 16 12:52:37 PM PDT 24 28050595 ps
T835 /workspace/coverage/default/33.clkmgr_regwen.3587943685 May 16 12:52:02 PM PDT 24 May 16 12:52:26 PM PDT 24 691128730 ps
T836 /workspace/coverage/default/25.clkmgr_smoke.1780022872 May 16 12:51:33 PM PDT 24 May 16 12:51:48 PM PDT 24 20175092 ps
T837 /workspace/coverage/default/27.clkmgr_lc_ctrl_intersig_mubi.86079452 May 16 12:51:39 PM PDT 24 May 16 12:51:57 PM PDT 24 116468652 ps
T838 /workspace/coverage/default/43.clkmgr_stress_all.1232591745 May 16 12:52:29 PM PDT 24 May 16 12:53:11 PM PDT 24 3903524914 ps
T839 /workspace/coverage/default/15.clkmgr_lc_clk_byp_req_intersig_mubi.3192505682 May 16 12:51:09 PM PDT 24 May 16 12:51:18 PM PDT 24 63678146 ps
T150 /workspace/coverage/default/23.clkmgr_stress_all_with_rand_reset.4083891596 May 16 12:51:32 PM PDT 24 May 16 01:02:29 PM PDT 24 45134311970 ps
T840 /workspace/coverage/default/12.clkmgr_trans.2722862646 May 16 12:50:58 PM PDT 24 May 16 12:51:08 PM PDT 24 70619027 ps
T841 /workspace/coverage/default/10.clkmgr_peri.904697462 May 16 12:50:49 PM PDT 24 May 16 12:51:03 PM PDT 24 26238739 ps
T842 /workspace/coverage/default/41.clkmgr_smoke.3511595278 May 16 12:52:14 PM PDT 24 May 16 12:52:34 PM PDT 24 14819795 ps
T843 /workspace/coverage/default/13.clkmgr_smoke.3757608886 May 16 12:50:59 PM PDT 24 May 16 12:51:09 PM PDT 24 16236958 ps
T844 /workspace/coverage/default/3.clkmgr_stress_all.818066943 May 16 12:50:08 PM PDT 24 May 16 12:50:39 PM PDT 24 4447061073 ps
T845 /workspace/coverage/default/16.clkmgr_lc_ctrl_intersig_mubi.2886721851 May 16 12:51:16 PM PDT 24 May 16 12:51:24 PM PDT 24 40017634 ps
T846 /workspace/coverage/default/47.clkmgr_alert_test.3595828266 May 16 12:52:39 PM PDT 24 May 16 12:52:52 PM PDT 24 28389810 ps
T847 /workspace/coverage/default/41.clkmgr_idle_intersig_mubi.7517754 May 16 12:52:23 PM PDT 24 May 16 12:52:37 PM PDT 24 23433105 ps
T848 /workspace/coverage/default/44.clkmgr_clk_handshake_intersig_mubi.2307622865 May 16 12:52:34 PM PDT 24 May 16 12:52:46 PM PDT 24 227252356 ps
T849 /workspace/coverage/default/49.clkmgr_clk_status.3756727361 May 16 12:52:36 PM PDT 24 May 16 12:52:49 PM PDT 24 81606218 ps
T850 /workspace/coverage/default/17.clkmgr_stress_all_with_rand_reset.3042402166 May 16 12:51:22 PM PDT 24 May 16 01:22:36 PM PDT 24 410150336650 ps
T851 /workspace/coverage/default/0.clkmgr_stress_all.2996683261 May 16 12:49:54 PM PDT 24 May 16 12:50:17 PM PDT 24 2697260390 ps
T852 /workspace/coverage/default/35.clkmgr_regwen.1355538413 May 16 12:51:57 PM PDT 24 May 16 12:52:21 PM PDT 24 467904234 ps
T91 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.2090699901 May 16 12:43:03 PM PDT 24 May 16 12:43:12 PM PDT 24 237417211 ps
T47 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.2356864869 May 16 12:43:31 PM PDT 24 May 16 12:43:41 PM PDT 24 91383375 ps
T92 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.430538580 May 16 12:43:33 PM PDT 24 May 16 12:43:44 PM PDT 24 198744654 ps
T853 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.218908397 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 37592927 ps
T97 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.1625166597 May 16 12:42:54 PM PDT 24 May 16 12:43:07 PM PDT 24 401456595 ps
T48 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.3522636831 May 16 12:42:53 PM PDT 24 May 16 12:43:01 PM PDT 24 213114432 ps
T50 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.4290042848 May 16 12:43:21 PM PDT 24 May 16 12:43:28 PM PDT 24 69214436 ps
T854 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.1094175772 May 16 12:43:00 PM PDT 24 May 16 12:43:07 PM PDT 24 136998523 ps
T855 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.4235724436 May 16 12:42:55 PM PDT 24 May 16 12:43:01 PM PDT 24 42777839 ps
T856 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.1685820412 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 22936337 ps
T49 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.2404078318 May 16 12:43:02 PM PDT 24 May 16 12:43:11 PM PDT 24 209205687 ps
T93 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.1553410153 May 16 12:43:27 PM PDT 24 May 16 12:43:38 PM PDT 24 99151588 ps
T54 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.1882144216 May 16 12:43:10 PM PDT 24 May 16 12:43:19 PM PDT 24 110144053 ps
T857 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.2603939977 May 16 12:43:26 PM PDT 24 May 16 12:43:36 PM PDT 24 38935523 ps
T51 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.416321175 May 16 12:43:11 PM PDT 24 May 16 12:43:20 PM PDT 24 367155638 ps
T71 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.863181832 May 16 12:43:28 PM PDT 24 May 16 12:43:38 PM PDT 24 63842675 ps
T858 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.3478525713 May 16 12:43:39 PM PDT 24 May 16 12:43:48 PM PDT 24 13202186 ps
T859 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.4019649004 May 16 12:43:40 PM PDT 24 May 16 12:43:53 PM PDT 24 380433470 ps
T860 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.3578247312 May 16 12:43:10 PM PDT 24 May 16 12:43:20 PM PDT 24 469239637 ps
T861 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.2658548851 May 16 12:43:44 PM PDT 24 May 16 12:43:54 PM PDT 24 38127722 ps
T862 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.2260433085 May 16 12:43:16 PM PDT 24 May 16 12:43:25 PM PDT 24 79570887 ps
T863 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.1265940562 May 16 12:43:38 PM PDT 24 May 16 12:43:49 PM PDT 24 133320768 ps
T864 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.899133256 May 16 12:43:23 PM PDT 24 May 16 12:43:30 PM PDT 24 25775348 ps
T72 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1804089839 May 16 12:43:27 PM PDT 24 May 16 12:43:37 PM PDT 24 20661065 ps
T865 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.3942690245 May 16 12:42:52 PM PDT 24 May 16 12:43:00 PM PDT 24 32289793 ps
T866 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.111852704 May 16 12:43:14 PM PDT 24 May 16 12:43:23 PM PDT 24 57454537 ps
T52 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.3810898815 May 16 12:42:53 PM PDT 24 May 16 12:43:00 PM PDT 24 227738082 ps
T53 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.3828057262 May 16 12:43:44 PM PDT 24 May 16 12:43:54 PM PDT 24 74801227 ps
T867 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.817270202 May 16 12:43:31 PM PDT 24 May 16 12:43:40 PM PDT 24 19196982 ps
T868 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.135462366 May 16 12:43:02 PM PDT 24 May 16 12:43:09 PM PDT 24 118387474 ps
T869 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.1603251032 May 16 12:43:11 PM PDT 24 May 16 12:43:19 PM PDT 24 131331110 ps
T870 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.3053029061 May 16 12:43:37 PM PDT 24 May 16 12:43:47 PM PDT 24 73816054 ps
T110 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.1761972064 May 16 12:43:26 PM PDT 24 May 16 12:43:35 PM PDT 24 130219097 ps
T871 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.4011323106 May 16 12:43:32 PM PDT 24 May 16 12:43:41 PM PDT 24 115574655 ps
T114 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2155563451 May 16 12:43:16 PM PDT 24 May 16 12:43:23 PM PDT 24 154359325 ps
T73 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.1543496733 May 16 12:43:12 PM PDT 24 May 16 12:43:20 PM PDT 24 149449969 ps
T74 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.3977671586 May 16 12:43:25 PM PDT 24 May 16 12:43:33 PM PDT 24 13597589 ps
T75 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.4290190283 May 16 12:42:52 PM PDT 24 May 16 12:43:00 PM PDT 24 312339699 ps
T76 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.2303625133 May 16 12:43:22 PM PDT 24 May 16 12:43:30 PM PDT 24 94598860 ps
T163 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.392912054 May 16 12:43:34 PM PDT 24 May 16 12:43:46 PM PDT 24 136779432 ps
T111 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.3275633524 May 16 12:43:22 PM PDT 24 May 16 12:43:29 PM PDT 24 68021664 ps
T872 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.772816333 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 100163511 ps
T77 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.1384682417 May 16 12:42:57 PM PDT 24 May 16 12:43:04 PM PDT 24 42241922 ps
T873 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.4239165484 May 16 12:43:10 PM PDT 24 May 16 12:43:18 PM PDT 24 78299225 ps
T874 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.2671765521 May 16 12:43:40 PM PDT 24 May 16 12:43:51 PM PDT 24 12543676 ps
T875 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.2093483393 May 16 12:42:57 PM PDT 24 May 16 12:43:08 PM PDT 24 586847053 ps
T876 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.3403907075 May 16 12:43:23 PM PDT 24 May 16 12:43:30 PM PDT 24 15838363 ps
T877 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.3041478436 May 16 12:43:38 PM PDT 24 May 16 12:43:48 PM PDT 24 14188121 ps
T99 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.3353313115 May 16 12:43:24 PM PDT 24 May 16 12:43:34 PM PDT 24 120263814 ps
T124 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.523515139 May 16 12:43:32 PM PDT 24 May 16 12:43:42 PM PDT 24 150751475 ps
T878 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.925917355 May 16 12:43:08 PM PDT 24 May 16 12:43:18 PM PDT 24 137177132 ps
T879 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.4167966313 May 16 12:43:33 PM PDT 24 May 16 12:43:42 PM PDT 24 33382705 ps
T118 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.4252674994 May 16 12:43:27 PM PDT 24 May 16 12:43:37 PM PDT 24 82455764 ps
T880 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.3507922399 May 16 12:43:35 PM PDT 24 May 16 12:43:45 PM PDT 24 20250280 ps
T881 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.2325976088 May 16 12:43:23 PM PDT 24 May 16 12:43:32 PM PDT 24 37153582 ps
T882 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.3185090492 May 16 12:43:03 PM PDT 24 May 16 12:43:12 PM PDT 24 139174783 ps
T112 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.4185972362 May 16 12:43:23 PM PDT 24 May 16 12:43:30 PM PDT 24 56138416 ps
T883 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.4194372309 May 16 12:43:37 PM PDT 24 May 16 12:43:47 PM PDT 24 24257632 ps
T113 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.619730155 May 16 12:43:23 PM PDT 24 May 16 12:43:31 PM PDT 24 133231255 ps
T884 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.1356145274 May 16 12:43:02 PM PDT 24 May 16 12:43:11 PM PDT 24 123744905 ps
T885 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.4248009048 May 16 12:43:09 PM PDT 24 May 16 12:43:17 PM PDT 24 11305650 ps
T886 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.4231246779 May 16 12:43:37 PM PDT 24 May 16 12:43:47 PM PDT 24 17769263 ps
T887 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.2002559838 May 16 12:42:57 PM PDT 24 May 16 12:43:11 PM PDT 24 517404257 ps
T888 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.3213107575 May 16 12:43:38 PM PDT 24 May 16 12:43:48 PM PDT 24 37951160 ps
T889 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.4017811882 May 16 12:42:55 PM PDT 24 May 16 12:43:01 PM PDT 24 56837868 ps
T890 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.3390054770 May 16 12:43:26 PM PDT 24 May 16 12:43:35 PM PDT 24 12229305 ps
T95 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.4275474556 May 16 12:43:34 PM PDT 24 May 16 12:43:46 PM PDT 24 197507947 ps
T891 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.1152692911 May 16 12:43:11 PM PDT 24 May 16 12:43:31 PM PDT 24 4010080465 ps
T892 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.1421318302 May 16 12:43:31 PM PDT 24 May 16 12:43:40 PM PDT 24 17403693 ps
T893 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.2363406148 May 16 12:43:34 PM PDT 24 May 16 12:43:45 PM PDT 24 81156144 ps
T115 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.528262675 May 16 12:43:38 PM PDT 24 May 16 12:43:50 PM PDT 24 546649298 ps
T894 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.744487000 May 16 12:43:22 PM PDT 24 May 16 12:43:29 PM PDT 24 67478539 ps
T895 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.3057381752 May 16 12:43:40 PM PDT 24 May 16 12:43:50 PM PDT 24 13731648 ps
T896 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.3679446159 May 16 12:43:32 PM PDT 24 May 16 12:43:41 PM PDT 24 40739838 ps
T897 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.4050032460 May 16 12:43:08 PM PDT 24 May 16 12:43:16 PM PDT 24 67298486 ps
T166 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3609002239 May 16 12:43:04 PM PDT 24 May 16 12:43:12 PM PDT 24 66492895 ps
T898 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.1464719983 May 16 12:43:38 PM PDT 24 May 16 12:43:51 PM PDT 24 344377388 ps
T100 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.664530683 May 16 12:43:25 PM PDT 24 May 16 12:43:34 PM PDT 24 66012229 ps
T899 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.4041274787 May 16 12:43:12 PM PDT 24 May 16 12:43:20 PM PDT 24 95345323 ps
T116 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.828127682 May 16 12:43:26 PM PDT 24 May 16 12:43:36 PM PDT 24 70953599 ps
T900 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.1203424355 May 16 12:43:33 PM PDT 24 May 16 12:43:42 PM PDT 24 18823819 ps
T901 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.3946976742 May 16 12:43:23 PM PDT 24 May 16 12:43:29 PM PDT 24 16074458 ps
T902 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.3989834646 May 16 12:43:09 PM PDT 24 May 16 12:43:17 PM PDT 24 31555453 ps
T903 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.4286122489 May 16 12:43:09 PM PDT 24 May 16 12:43:18 PM PDT 24 41830001 ps
T904 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.1468749969 May 16 12:42:51 PM PDT 24 May 16 12:42:58 PM PDT 24 48108861 ps
T905 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.2206449412 May 16 12:43:33 PM PDT 24 May 16 12:43:43 PM PDT 24 137047769 ps
T906 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.2256863019 May 16 12:43:33 PM PDT 24 May 16 12:43:42 PM PDT 24 156206169 ps
T907 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.510247331 May 16 12:43:02 PM PDT 24 May 16 12:43:09 PM PDT 24 56090850 ps
T908 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.1540398245 May 16 12:43:33 PM PDT 24 May 16 12:43:42 PM PDT 24 13845160 ps
T909 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.504612003 May 16 12:43:23 PM PDT 24 May 16 12:43:30 PM PDT 24 20401920 ps
T910 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.1984616920 May 16 12:43:38 PM PDT 24 May 16 12:43:48 PM PDT 24 19215465 ps
T911 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.1529223613 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 31061181 ps
T117 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.2472069218 May 16 12:43:34 PM PDT 24 May 16 12:43:47 PM PDT 24 526398068 ps
T912 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.399267011 May 16 12:43:23 PM PDT 24 May 16 12:43:32 PM PDT 24 375416597 ps
T122 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.3029671212 May 16 12:43:09 PM PDT 24 May 16 12:43:19 PM PDT 24 153894714 ps
T913 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.358208302 May 16 12:43:04 PM PDT 24 May 16 12:43:12 PM PDT 24 119011396 ps
T914 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.841191359 May 16 12:43:23 PM PDT 24 May 16 12:43:30 PM PDT 24 29068595 ps
T915 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.3294577587 May 16 12:43:00 PM PDT 24 May 16 12:43:07 PM PDT 24 49418706 ps
T916 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.4037006709 May 16 12:43:25 PM PDT 24 May 16 12:43:34 PM PDT 24 65966972 ps
T917 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.3118849072 May 16 12:43:16 PM PDT 24 May 16 12:43:23 PM PDT 24 50227951 ps
T918 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.3143527996 May 16 12:43:28 PM PDT 24 May 16 12:43:39 PM PDT 24 169062290 ps
T919 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.4115517700 May 16 12:43:04 PM PDT 24 May 16 12:43:13 PM PDT 24 71406506 ps
T920 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.4099921926 May 16 12:43:38 PM PDT 24 May 16 12:43:48 PM PDT 24 30224529 ps
T126 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.3893104799 May 16 12:43:24 PM PDT 24 May 16 12:43:34 PM PDT 24 226369483 ps
T921 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.3502565065 May 16 12:43:28 PM PDT 24 May 16 12:43:38 PM PDT 24 32124975 ps
T922 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.3221550441 May 16 12:43:21 PM PDT 24 May 16 12:43:27 PM PDT 24 17671936 ps
T923 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.368145008 May 16 12:43:10 PM PDT 24 May 16 12:43:19 PM PDT 24 52219355 ps
T164 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.694584852 May 16 12:43:22 PM PDT 24 May 16 12:43:30 PM PDT 24 123202704 ps
T924 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.4164805470 May 16 12:43:04 PM PDT 24 May 16 12:43:13 PM PDT 24 100170182 ps
T925 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.1566363642 May 16 12:43:31 PM PDT 24 May 16 12:43:40 PM PDT 24 18931618 ps
T926 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.4046084296 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 36448048 ps
T927 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.3070203661 May 16 12:43:09 PM PDT 24 May 16 12:43:20 PM PDT 24 554525060 ps
T119 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.315707915 May 16 12:43:29 PM PDT 24 May 16 12:43:39 PM PDT 24 82793639 ps
T928 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.1189088220 May 16 12:43:22 PM PDT 24 May 16 12:43:29 PM PDT 24 23357849 ps
T929 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.2392779865 May 16 12:43:43 PM PDT 24 May 16 12:43:54 PM PDT 24 117631722 ps
T930 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.1291734074 May 16 12:43:33 PM PDT 24 May 16 12:43:43 PM PDT 24 58779702 ps
T931 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.248643079 May 16 12:43:39 PM PDT 24 May 16 12:43:49 PM PDT 24 26553723 ps
T123 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.1044525395 May 16 12:43:06 PM PDT 24 May 16 12:43:16 PM PDT 24 91583313 ps
T932 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.2414733793 May 16 12:43:43 PM PDT 24 May 16 12:43:53 PM PDT 24 23041457 ps
T933 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.3678272561 May 16 12:43:02 PM PDT 24 May 16 12:43:08 PM PDT 24 10663177 ps
T934 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.3039821764 May 16 12:43:25 PM PDT 24 May 16 12:43:33 PM PDT 24 25675382 ps
T165 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.2055786907 May 16 12:43:10 PM PDT 24 May 16 12:43:20 PM PDT 24 345658819 ps
T935 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.563384792 May 16 12:43:02 PM PDT 24 May 16 12:43:08 PM PDT 24 15634813 ps
T936 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.2336653923 May 16 12:43:42 PM PDT 24 May 16 12:43:54 PM PDT 24 83841966 ps
T937 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.1070254254 May 16 12:43:39 PM PDT 24 May 16 12:43:49 PM PDT 24 21802511 ps
T938 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.266603235 May 16 12:43:24 PM PDT 24 May 16 12:43:33 PM PDT 24 80244929 ps
T127 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.2894988748 May 16 12:43:20 PM PDT 24 May 16 12:43:26 PM PDT 24 82294998 ps
T939 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.3891141619 May 16 12:43:02 PM PDT 24 May 16 12:43:10 PM PDT 24 150021998 ps
T940 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.2141859141 May 16 12:43:25 PM PDT 24 May 16 12:43:35 PM PDT 24 282510661 ps
T941 /workspace/coverage/cover_reg_top/33.clkmgr_intr_test.2517762038 May 16 12:43:38 PM PDT 24 May 16 12:43:48 PM PDT 24 65739682 ps
T942 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.327414140 May 16 12:43:27 PM PDT 24 May 16 12:43:36 PM PDT 24 17142317 ps
T943 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.1040034369 May 16 12:43:40 PM PDT 24 May 16 12:43:50 PM PDT 24 26649612 ps
T944 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.2657653790 May 16 12:43:23 PM PDT 24 May 16 12:43:33 PM PDT 24 220444653 ps
T120 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.4200664669 May 16 12:43:39 PM PDT 24 May 16 12:43:50 PM PDT 24 210613370 ps
T101 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.1269460243 May 16 12:43:21 PM PDT 24 May 16 12:43:30 PM PDT 24 637066724 ps
T945 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.427763907 May 16 12:43:25 PM PDT 24 May 16 12:43:34 PM PDT 24 103073331 ps
T946 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.2275078847 May 16 12:42:50 PM PDT 24 May 16 12:42:56 PM PDT 24 39043563 ps
T947 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.213877550 May 16 12:43:22 PM PDT 24 May 16 12:43:30 PM PDT 24 155145771 ps
T948 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.2782473527 May 16 12:43:33 PM PDT 24 May 16 12:43:42 PM PDT 24 107569973 ps
T949 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.3985319177 May 16 12:43:16 PM PDT 24 May 16 12:43:22 PM PDT 24 31586132 ps
T950 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.2131122906 May 16 12:42:54 PM PDT 24 May 16 12:43:00 PM PDT 24 35860862 ps
T951 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.3072102295 May 16 12:43:40 PM PDT 24 May 16 12:43:50 PM PDT 24 31772265 ps
T952 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.3993702615 May 16 12:43:41 PM PDT 24 May 16 12:43:51 PM PDT 24 12886447 ps
T953 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.3005330277 May 16 12:43:01 PM PDT 24 May 16 12:43:15 PM PDT 24 542913322 ps
T954 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.3892789093 May 16 12:43:29 PM PDT 24 May 16 12:43:38 PM PDT 24 80596438 ps
T955 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.1875702663 May 16 12:43:05 PM PDT 24 May 16 12:43:13 PM PDT 24 24592153 ps
T956 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.2319664059 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 16406710 ps
T121 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.1331742004 May 16 12:43:25 PM PDT 24 May 16 12:43:35 PM PDT 24 164986147 ps
T957 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.2125433398 May 16 12:42:55 PM PDT 24 May 16 12:43:02 PM PDT 24 24683280 ps
T958 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.1927972133 May 16 12:43:03 PM PDT 24 May 16 12:43:11 PM PDT 24 131223124 ps
T959 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.2771682181 May 16 12:43:11 PM PDT 24 May 16 12:43:19 PM PDT 24 48511286 ps
T960 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.460824422 May 16 12:43:21 PM PDT 24 May 16 12:43:28 PM PDT 24 90432669 ps
T961 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.4272564473 May 16 12:43:35 PM PDT 24 May 16 12:43:45 PM PDT 24 29022245 ps
T962 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.4038266774 May 16 12:43:22 PM PDT 24 May 16 12:43:28 PM PDT 24 25882914 ps
T963 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.3291956433 May 16 12:42:56 PM PDT 24 May 16 12:43:03 PM PDT 24 127004091 ps
T964 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.1474677168 May 16 12:43:09 PM PDT 24 May 16 12:43:19 PM PDT 24 317293517 ps
T965 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.567575401 May 16 12:43:09 PM PDT 24 May 16 12:43:19 PM PDT 24 60793293 ps
T966 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.1366753419 May 16 12:43:32 PM PDT 24 May 16 12:43:41 PM PDT 24 40656097 ps
T967 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.727296763 May 16 12:43:34 PM PDT 24 May 16 12:43:44 PM PDT 24 61889033 ps
T968 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.156343618 May 16 12:43:25 PM PDT 24 May 16 12:43:36 PM PDT 24 542958216 ps
T969 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.2776158379 May 16 12:43:10 PM PDT 24 May 16 12:43:18 PM PDT 24 47157570 ps
T970 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.996545411 May 16 12:43:27 PM PDT 24 May 16 12:43:38 PM PDT 24 216396359 ps
T971 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.3837961911 May 16 12:43:28 PM PDT 24 May 16 12:43:38 PM PDT 24 93925747 ps
T972 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.3315209120 May 16 12:43:27 PM PDT 24 May 16 12:43:37 PM PDT 24 74920598 ps
T973 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.2125323318 May 16 12:43:01 PM PDT 24 May 16 12:43:08 PM PDT 24 20586453 ps
T974 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.628897915 May 16 12:43:24 PM PDT 24 May 16 12:43:36 PM PDT 24 505154558 ps
T975 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.1464057085 May 16 12:43:21 PM PDT 24 May 16 12:43:27 PM PDT 24 49905023 ps
T976 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.1600648194 May 16 12:43:23 PM PDT 24 May 16 12:43:33 PM PDT 24 430392370 ps
T977 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.970779235 May 16 12:43:33 PM PDT 24 May 16 12:43:42 PM PDT 24 20163920 ps
T978 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.1903089025 May 16 12:43:22 PM PDT 24 May 16 12:43:27 PM PDT 24 17840776 ps
T979 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.819823735 May 16 12:43:29 PM PDT 24 May 16 12:43:38 PM PDT 24 25995583 ps
T980 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.1557405006 May 16 12:43:02 PM PDT 24 May 16 12:43:12 PM PDT 24 307787725 ps
T981 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.3419443675 May 16 12:43:01 PM PDT 24 May 16 12:43:09 PM PDT 24 490624068 ps
T982 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.3193015249 May 16 12:43:23 PM PDT 24 May 16 12:43:30 PM PDT 24 75444566 ps
T983 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.2697615996 May 16 12:43:25 PM PDT 24 May 16 12:43:33 PM PDT 24 106156317 ps
T984 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.626161870 May 16 12:43:28 PM PDT 24 May 16 12:43:38 PM PDT 24 13989212 ps
T985 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.931423089 May 16 12:43:35 PM PDT 24 May 16 12:43:45 PM PDT 24 79936557 ps
T986 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2309049802 May 16 12:43:03 PM PDT 24 May 16 12:43:12 PM PDT 24 168779380 ps
T987 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.3386080665 May 16 12:43:08 PM PDT 24 May 16 12:43:16 PM PDT 24 44997717 ps
T988 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.4092599116 May 16 12:43:06 PM PDT 24 May 16 12:43:15 PM PDT 24 46368007 ps
T989 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.665994882 May 16 12:43:23 PM PDT 24 May 16 12:43:31 PM PDT 24 44278309 ps
T990 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.3341698185 May 16 12:43:32 PM PDT 24 May 16 12:43:42 PM PDT 24 142692090 ps
T991 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.3231123932 May 16 12:43:02 PM PDT 24 May 16 12:43:09 PM PDT 24 12005719 ps
T992 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.2195469900 May 16 12:43:27 PM PDT 24 May 16 12:43:37 PM PDT 24 64260584 ps
T993 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.3812728621 May 16 12:43:21 PM PDT 24 May 16 12:43:28 PM PDT 24 49781046 ps
T96 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.679171096 May 16 12:43:23 PM PDT 24 May 16 12:43:31 PM PDT 24 128709170 ps
T994 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.1343998235 May 16 12:43:29 PM PDT 24 May 16 12:43:38 PM PDT 24 27305785 ps
T995 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.3784823633 May 16 12:43:26 PM PDT 24 May 16 12:43:37 PM PDT 24 216031220 ps
T996 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.3801417143 May 16 12:42:56 PM PDT 24 May 16 12:43:02 PM PDT 24 15678090 ps
T125 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.3655998927 May 16 12:43:02 PM PDT 24 May 16 12:43:10 PM PDT 24 183249244 ps
T997 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.1200585996 May 16 12:42:51 PM PDT 24 May 16 12:42:59 PM PDT 24 319180119 ps
T998 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.1767595741 May 16 12:43:28 PM PDT 24 May 16 12:43:38 PM PDT 24 37087846 ps
T999 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.2985799557 May 16 12:43:22 PM PDT 24 May 16 12:43:28 PM PDT 24 21153172 ps
T1000 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.3775452949 May 16 12:43:41 PM PDT 24 May 16 12:43:51 PM PDT 24 14483374 ps
T98 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.571609540 May 16 12:43:28 PM PDT 24 May 16 12:43:39 PM PDT 24 101241364 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%