Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : clkmgr_extclk_sva_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.clkmgr_extclk_sva_if 100.00 100.00 100.00 100.00



Module Instance : tb.dut.clkmgr_extclk_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.65 100.00 93.24 100.00 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : clkmgr_extclk_sva_if
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS3411100.00
ALWAYS4911100.00
ALWAYS6611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv' or '../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
49 1 1
66 1 1


Cond Coverage for Module : clkmgr_extclk_sva_if
TotalCoveredPercent
Conditions1919100.00
Logical1919100.00
Non-Logical00
Event00

 LINE       34
 EXPRESSION (lc_clk_byp_req_i == On)
            ------------1-----------
-1-StatusTests
0CoveredT6,T7,T15
1CoveredT6,T7,T15

 LINE       49
 EXPRESSION ((extclk_ctrl_sel == MuBi4True) && (lc_hw_debug_en_i == On))
             ---------------1--------------    ------------2-----------
-1--2-StatusTests
01CoveredT6,T7,T15
10CoveredT6,T7,T2
11CoveredT6,T7,T15

 LINE       49
 SUB-EXPRESSION (extclk_ctrl_sel == MuBi4True)
                ---------------1--------------
-1-StatusTests
0CoveredT6,T7,T15
1CoveredT6,T7,T15

 LINE       49
 SUB-EXPRESSION (lc_hw_debug_en_i == On)
                ------------1-----------
-1-StatusTests
0CoveredT6,T7,T2
1CoveredT6,T7,T15

 LINE       66
 EXPRESSION ((extclk_ctrl_sel == MuBi4True) && (extclk_ctrl_hi_speed_sel == MuBi4True) && (lc_hw_debug_en_i == On))
             ---------------1--------------    -------------------2-------------------    ------------3-----------
-1--2--3-StatusTests
011CoveredT2,T3,T28
101CoveredT6,T7,T2
110CoveredT6,T7,T2
111CoveredT6,T7,T15

 LINE       66
 SUB-EXPRESSION (extclk_ctrl_sel == MuBi4True)
                ---------------1--------------
-1-StatusTests
0CoveredT6,T7,T15
1CoveredT6,T7,T15

 LINE       66
 SUB-EXPRESSION (extclk_ctrl_hi_speed_sel == MuBi4True)
                -------------------1-------------------
-1-StatusTests
0CoveredT6,T7,T15
1CoveredT6,T7,T15

 LINE       66
 SUB-EXPRESSION (lc_hw_debug_en_i == On)
                ------------1-----------
-1-StatusTests
0CoveredT6,T7,T2
1CoveredT6,T7,T15

Assert Coverage for Module : clkmgr_extclk_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 6 6 100.00 6 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 6 6 100.00 6 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AllClkBypReqFall_A 151481761 4010 0 0
AllClkBypReqRise_A 151481761 4010 0 0
HiSpeedSelFall_A 151481761 2430 0 0
HiSpeedSelRise_A 151481761 2430 0 0
IoClkBypReqFall_A 151481761 4862 0 0
IoClkBypReqRise_A 151481761 4861 0 0


AllClkBypReqFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 151481761 4010 0 0
T1 70080 0 0 0
T2 0 59 0 0
T3 0 4 0 0
T4 128341 0 0 0
T5 146081 0 0 0
T6 2188 11 0 0
T7 1317 9 0 0
T15 855 3 0 0
T16 45804 0 0 0
T17 1767 0 0 0
T18 1541 0 0 0
T21 0 5 0 0
T22 2404 0 0 0
T28 0 5 0 0
T80 0 14 0 0
T105 0 3 0 0
T106 0 10 0 0

AllClkBypReqRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 151481761 4010 0 0
T1 70080 0 0 0
T2 0 59 0 0
T3 0 4 0 0
T4 128341 0 0 0
T5 146081 0 0 0
T6 2188 11 0 0
T7 1317 9 0 0
T15 855 3 0 0
T16 45804 0 0 0
T17 1767 0 0 0
T18 1541 0 0 0
T21 0 5 0 0
T22 2404 0 0 0
T28 0 5 0 0
T80 0 14 0 0
T105 0 3 0 0
T106 0 10 0 0

HiSpeedSelFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 151481761 2430 0 0
T1 70080 0 0 0
T2 0 36 0 0
T3 0 2 0 0
T4 128341 0 0 0
T5 146081 0 0 0
T6 2188 10 0 0
T7 1317 8 0 0
T15 855 3 0 0
T16 45804 0 0 0
T17 1767 0 0 0
T18 1541 0 0 0
T21 0 1 0 0
T22 2404 0 0 0
T28 0 2 0 0
T80 0 4 0 0
T105 0 1 0 0
T106 0 8 0 0

HiSpeedSelRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 151481761 2430 0 0
T1 70080 0 0 0
T2 0 36 0 0
T3 0 2 0 0
T4 128341 0 0 0
T5 146081 0 0 0
T6 2188 10 0 0
T7 1317 8 0 0
T15 855 3 0 0
T16 45804 0 0 0
T17 1767 0 0 0
T18 1541 0 0 0
T21 0 1 0 0
T22 2404 0 0 0
T28 0 2 0 0
T80 0 4 0 0
T105 0 1 0 0
T106 0 8 0 0

IoClkBypReqFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 151481761 4862 0 0
T1 70080 0 0 0
T2 0 67 0 0
T3 0 4 0 0
T4 128341 0 0 0
T5 146081 0 0 0
T6 2188 15 0 0
T7 1317 6 0 0
T15 855 3 0 0
T16 45804 0 0 0
T17 1767 0 0 0
T18 1541 0 0 0
T21 0 6 0 0
T22 2404 0 0 0
T27 0 4 0 0
T28 0 6 0 0
T80 0 15 0 0
T106 0 2 0 0

IoClkBypReqRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 151481761 4861 0 0
T1 70080 0 0 0
T2 0 67 0 0
T3 0 4 0 0
T4 128341 0 0 0
T5 146081 0 0 0
T6 2188 15 0 0
T7 1317 6 0 0
T15 855 3 0 0
T16 45804 0 0 0
T17 1767 0 0 0
T18 1541 0 0 0
T21 0 6 0 0
T22 2404 0 0 0
T27 0 4 0 0
T28 0 6 0 0
T80 0 15 0 0
T106 0 2 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%