Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : clkmgr_div_sva_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.clkmgr_div2_sva_if 100.00 100.00 100.00 100.00
tb.dut.clkmgr_div4_sva_if 100.00 100.00 100.00 100.00



Module Instance : tb.dut.clkmgr_div2_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.65 100.00 93.24 100.00 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.clkmgr_div4_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.65 100.00 93.24 100.00 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Line Coverage for Module : clkmgr_div_sva_if
Line No.TotalCoveredPercent
TOTAL22100.00
ALWAYS2511100.00
ALWAYS2811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv' or '../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
25 1 1
28 1 1


Cond Coverage for Module : clkmgr_div_sva_if
TotalCoveredPercent
Conditions33100.00
Logical33100.00
Non-Logical00
Event00

 LINE       25
 EXPRESSION (div_step_down_req_i && ((!scanmode)))
             ---------1---------    ------2------
-1--2-StatusTests
01CoveredT6,T1,T7
10CoveredT6,T1,T17
11CoveredT6,T1,T7

Assert Coverage for Module : clkmgr_div_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
g_div2.Div2Stepped_A 520094035 4788 0 0
g_div2.Div2Whole_A 520094035 5716 0 0
g_div4.Div4Stepped_A 261295306 4701 0 0
g_div4.Div4Whole_A 261295306 5409 0 0


g_div2.Div2Stepped_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 520094035 4788 0 0
T1 207582 38 0 0
T4 35055 0 0 0
T6 7391 8 0 0
T7 1841 1 0 0
T17 2388 9 0 0
T18 2479 0 0 0
T19 20423 11 0 0
T20 3582 1 0 0
T21 1305 0 0 0
T22 3641 0 0 0
T23 0 5 0 0
T70 0 10 0 0
T71 0 5 0 0
T113 0 7 0 0

g_div2.Div2Whole_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 520094035 5716 0 0
T1 207582 58 0 0
T4 35055 0 0 0
T6 7391 8 0 0
T7 1841 1 0 0
T17 2388 11 0 0
T18 2479 0 0 0
T19 20423 12 0 0
T20 3582 1 0 0
T21 1305 0 0 0
T22 3641 0 0 0
T23 0 10 0 0
T70 0 14 0 0
T112 0 1 0 0
T113 0 8 0 0

g_div4.Div4Stepped_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 261295306 4701 0 0
T1 103391 37 0 0
T4 17488 0 0 0
T6 4043 8 0 0
T7 869 1 0 0
T17 1321 7 0 0
T18 1221 0 0 0
T19 11482 11 0 0
T20 1808 1 0 0
T21 599 0 0 0
T22 1795 0 0 0
T23 0 5 0 0
T70 0 10 0 0
T71 0 5 0 0
T113 0 7 0 0

g_div4.Div4Whole_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 261295306 5409 0 0
T1 103391 45 0 0
T4 17488 0 0 0
T6 4043 8 0 0
T7 869 1 0 0
T17 1321 9 0 0
T18 1221 0 0 0
T19 11482 12 0 0
T20 1808 1 0 0
T21 599 0 0 0
T22 1795 0 0 0
T23 0 10 0 0
T70 0 14 0 0
T112 0 1 0 0
T113 0 8 0 0

Line Coverage for Instance : tb.dut.clkmgr_div2_sva_if
Line No.TotalCoveredPercent
TOTAL22100.00
ALWAYS2511100.00
ALWAYS2811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv' or '../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
25 1 1
28 1 1


Cond Coverage for Instance : tb.dut.clkmgr_div2_sva_if
TotalCoveredPercent
Conditions33100.00
Logical33100.00
Non-Logical00
Event00

 LINE       25
 EXPRESSION (div_step_down_req_i && ((!scanmode)))
             ---------1---------    ------2------
-1--2-StatusTests
01CoveredT6,T1,T7
10CoveredT6,T1,T17
11CoveredT6,T1,T7

Assert Coverage for Instance : tb.dut.clkmgr_div2_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
g_div2.Div2Stepped_A 520094035 4788 0 0
g_div2.Div2Whole_A 520094035 5716 0 0


g_div2.Div2Stepped_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 520094035 4788 0 0
T1 207582 38 0 0
T4 35055 0 0 0
T6 7391 8 0 0
T7 1841 1 0 0
T17 2388 9 0 0
T18 2479 0 0 0
T19 20423 11 0 0
T20 3582 1 0 0
T21 1305 0 0 0
T22 3641 0 0 0
T23 0 5 0 0
T70 0 10 0 0
T71 0 5 0 0
T113 0 7 0 0

g_div2.Div2Whole_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 520094035 5716 0 0
T1 207582 58 0 0
T4 35055 0 0 0
T6 7391 8 0 0
T7 1841 1 0 0
T17 2388 11 0 0
T18 2479 0 0 0
T19 20423 12 0 0
T20 3582 1 0 0
T21 1305 0 0 0
T22 3641 0 0 0
T23 0 10 0 0
T70 0 14 0 0
T112 0 1 0 0
T113 0 8 0 0

Line Coverage for Instance : tb.dut.clkmgr_div4_sva_if
Line No.TotalCoveredPercent
TOTAL22100.00
ALWAYS2511100.00
ALWAYS2811100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv' or '../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_div_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
25 1 1
28 1 1


Cond Coverage for Instance : tb.dut.clkmgr_div4_sva_if
TotalCoveredPercent
Conditions33100.00
Logical33100.00
Non-Logical00
Event00

 LINE       25
 EXPRESSION (div_step_down_req_i && ((!scanmode)))
             ---------1---------    ------2------
-1--2-StatusTests
01CoveredT6,T1,T7
10CoveredT6,T1,T17
11CoveredT6,T1,T7

Assert Coverage for Instance : tb.dut.clkmgr_div4_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
g_div4.Div4Stepped_A 261295306 4701 0 0
g_div4.Div4Whole_A 261295306 5409 0 0


g_div4.Div4Stepped_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 261295306 4701 0 0
T1 103391 37 0 0
T4 17488 0 0 0
T6 4043 8 0 0
T7 869 1 0 0
T17 1321 7 0 0
T18 1221 0 0 0
T19 11482 11 0 0
T20 1808 1 0 0
T21 599 0 0 0
T22 1795 0 0 0
T23 0 5 0 0
T70 0 10 0 0
T71 0 5 0 0
T113 0 7 0 0

g_div4.Div4Whole_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 261295306 5409 0 0
T1 103391 45 0 0
T4 17488 0 0 0
T6 4043 8 0 0
T7 869 1 0 0
T17 1321 9 0 0
T18 1221 0 0 0
T19 11482 12 0 0
T20 1808 1 0 0
T21 599 0 0 0
T22 1795 0 0 0
T23 0 10 0 0
T70 0 14 0 0
T112 0 1 0 0
T113 0 8 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%