Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.02 98.80


Total test records in report: 1009
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T794 /workspace/coverage/default/31.clkmgr_alert_test.1385127573 Jun 26 05:28:45 PM PDT 24 Jun 26 05:28:48 PM PDT 24 32764469 ps
T795 /workspace/coverage/default/45.clkmgr_frequency.337781609 Jun 26 05:30:08 PM PDT 24 Jun 26 05:30:16 PM PDT 24 920194301 ps
T796 /workspace/coverage/default/6.clkmgr_extclk.3386511773 Jun 26 05:27:02 PM PDT 24 Jun 26 05:27:07 PM PDT 24 24241489 ps
T797 /workspace/coverage/default/47.clkmgr_peri.3154454617 Jun 26 05:30:24 PM PDT 24 Jun 26 05:30:28 PM PDT 24 63118518 ps
T798 /workspace/coverage/default/41.clkmgr_lc_ctrl_intersig_mubi.1650588854 Jun 26 05:29:46 PM PDT 24 Jun 26 05:29:49 PM PDT 24 69822689 ps
T799 /workspace/coverage/default/3.clkmgr_alert_test.1931928302 Jun 26 05:27:02 PM PDT 24 Jun 26 05:27:07 PM PDT 24 14895360 ps
T800 /workspace/coverage/default/33.clkmgr_clk_handshake_intersig_mubi.3664453263 Jun 26 05:28:51 PM PDT 24 Jun 26 05:28:54 PM PDT 24 47317853 ps
T801 /workspace/coverage/default/28.clkmgr_lc_clk_byp_req_intersig_mubi.3198308158 Jun 26 05:28:23 PM PDT 24 Jun 26 05:28:25 PM PDT 24 48149180 ps
T802 /workspace/coverage/default/32.clkmgr_smoke.493964102 Jun 26 05:28:44 PM PDT 24 Jun 26 05:28:47 PM PDT 24 16153189 ps
T803 /workspace/coverage/default/24.clkmgr_stress_all_with_rand_reset.3948300026 Jun 26 05:28:01 PM PDT 24 Jun 26 05:40:54 PM PDT 24 84339499796 ps
T804 /workspace/coverage/default/35.clkmgr_smoke.1737209270 Jun 26 05:28:56 PM PDT 24 Jun 26 05:28:59 PM PDT 24 26665308 ps
T805 /workspace/coverage/default/13.clkmgr_trans.697448795 Jun 26 05:27:23 PM PDT 24 Jun 26 05:27:28 PM PDT 24 19289921 ps
T806 /workspace/coverage/default/43.clkmgr_idle_intersig_mubi.3815428783 Jun 26 05:30:15 PM PDT 24 Jun 26 05:30:17 PM PDT 24 37721253 ps
T807 /workspace/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.2708998963 Jun 26 05:30:03 PM PDT 24 Jun 26 05:30:06 PM PDT 24 16975837 ps
T808 /workspace/coverage/default/39.clkmgr_smoke.247890865 Jun 26 05:29:31 PM PDT 24 Jun 26 05:29:33 PM PDT 24 45596407 ps
T809 /workspace/coverage/default/43.clkmgr_lc_clk_byp_req_intersig_mubi.4149265021 Jun 26 05:29:58 PM PDT 24 Jun 26 05:30:00 PM PDT 24 66537555 ps
T810 /workspace/coverage/default/17.clkmgr_frequency_timeout.3564431870 Jun 26 05:27:27 PM PDT 24 Jun 26 05:27:37 PM PDT 24 857112349 ps
T811 /workspace/coverage/default/47.clkmgr_div_intersig_mubi.872017503 Jun 26 05:30:27 PM PDT 24 Jun 26 05:30:30 PM PDT 24 25776031 ps
T812 /workspace/coverage/default/46.clkmgr_div_intersig_mubi.1487937340 Jun 26 05:30:21 PM PDT 24 Jun 26 05:30:24 PM PDT 24 21304760 ps
T813 /workspace/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.1053868989 Jun 26 05:29:56 PM PDT 24 Jun 26 05:29:59 PM PDT 24 19237397 ps
T814 /workspace/coverage/default/29.clkmgr_stress_all_with_rand_reset.3678800080 Jun 26 05:28:32 PM PDT 24 Jun 26 05:42:31 PM PDT 24 56450050117 ps
T815 /workspace/coverage/default/1.clkmgr_stress_all_with_rand_reset.1900225019 Jun 26 05:26:49 PM PDT 24 Jun 26 05:34:40 PM PDT 24 77858742369 ps
T816 /workspace/coverage/default/43.clkmgr_extclk.345503447 Jun 26 05:29:56 PM PDT 24 Jun 26 05:29:59 PM PDT 24 85898190 ps
T817 /workspace/coverage/default/27.clkmgr_div_intersig_mubi.857541817 Jun 26 05:28:21 PM PDT 24 Jun 26 05:28:24 PM PDT 24 76459322 ps
T818 /workspace/coverage/default/38.clkmgr_stress_all_with_rand_reset.1192818176 Jun 26 05:29:27 PM PDT 24 Jun 26 05:36:35 PM PDT 24 27871857358 ps
T819 /workspace/coverage/default/24.clkmgr_div_intersig_mubi.2827294821 Jun 26 05:28:04 PM PDT 24 Jun 26 05:28:09 PM PDT 24 84125378 ps
T820 /workspace/coverage/default/12.clkmgr_regwen.863509079 Jun 26 05:27:19 PM PDT 24 Jun 26 05:27:27 PM PDT 24 956706302 ps
T821 /workspace/coverage/default/25.clkmgr_extclk.3074483160 Jun 26 05:28:05 PM PDT 24 Jun 26 05:28:09 PM PDT 24 34924381 ps
T822 /workspace/coverage/default/2.clkmgr_alert_test.4092572917 Jun 26 05:27:00 PM PDT 24 Jun 26 05:27:03 PM PDT 24 18473125 ps
T823 /workspace/coverage/default/45.clkmgr_regwen.1212687312 Jun 26 05:30:18 PM PDT 24 Jun 26 05:30:25 PM PDT 24 1114137232 ps
T824 /workspace/coverage/default/9.clkmgr_lc_clk_byp_req_intersig_mubi.3124505536 Jun 26 05:27:11 PM PDT 24 Jun 26 05:27:16 PM PDT 24 84563632 ps
T825 /workspace/coverage/default/38.clkmgr_alert_test.3490332366 Jun 26 05:29:31 PM PDT 24 Jun 26 05:29:33 PM PDT 24 26084359 ps
T826 /workspace/coverage/default/47.clkmgr_frequency.3317468227 Jun 26 05:30:20 PM PDT 24 Jun 26 05:30:27 PM PDT 24 443494443 ps
T827 /workspace/coverage/default/16.clkmgr_clk_handshake_intersig_mubi.14935157 Jun 26 05:27:28 PM PDT 24 Jun 26 05:27:33 PM PDT 24 98263136 ps
T828 /workspace/coverage/default/16.clkmgr_extclk.2563216314 Jun 26 05:27:24 PM PDT 24 Jun 26 05:27:28 PM PDT 24 17413539 ps
T829 /workspace/coverage/default/49.clkmgr_trans.4209734573 Jun 26 05:30:33 PM PDT 24 Jun 26 05:30:35 PM PDT 24 13144050 ps
T830 /workspace/coverage/default/18.clkmgr_smoke.426593998 Jun 26 05:27:34 PM PDT 24 Jun 26 05:27:36 PM PDT 24 18118116 ps
T831 /workspace/coverage/default/19.clkmgr_peri.995217558 Jun 26 05:27:39 PM PDT 24 Jun 26 05:27:41 PM PDT 24 33777561 ps
T832 /workspace/coverage/default/27.clkmgr_frequency_timeout.4081083376 Jun 26 05:28:18 PM PDT 24 Jun 26 05:28:29 PM PDT 24 1586989079 ps
T833 /workspace/coverage/default/28.clkmgr_peri.1347384947 Jun 26 05:28:25 PM PDT 24 Jun 26 05:28:28 PM PDT 24 17723491 ps
T834 /workspace/coverage/default/1.clkmgr_trans.690310110 Jun 26 05:26:47 PM PDT 24 Jun 26 05:26:50 PM PDT 24 87346935 ps
T835 /workspace/coverage/default/29.clkmgr_peri.1329019224 Jun 26 05:28:28 PM PDT 24 Jun 26 05:28:31 PM PDT 24 33232512 ps
T836 /workspace/coverage/default/34.clkmgr_lc_ctrl_intersig_mubi.1700858723 Jun 26 05:28:58 PM PDT 24 Jun 26 05:29:00 PM PDT 24 15366517 ps
T837 /workspace/coverage/default/48.clkmgr_stress_all_with_rand_reset.2110343691 Jun 26 05:30:32 PM PDT 24 Jun 26 05:45:28 PM PDT 24 45602328609 ps
T838 /workspace/coverage/default/28.clkmgr_clk_handshake_intersig_mubi.2589669197 Jun 26 05:28:19 PM PDT 24 Jun 26 05:28:22 PM PDT 24 40428862 ps
T839 /workspace/coverage/default/41.clkmgr_peri.494022361 Jun 26 05:29:40 PM PDT 24 Jun 26 05:29:42 PM PDT 24 23240205 ps
T840 /workspace/coverage/default/47.clkmgr_frequency_timeout.4242777225 Jun 26 05:30:18 PM PDT 24 Jun 26 05:30:23 PM PDT 24 171050028 ps
T841 /workspace/coverage/default/0.clkmgr_div_intersig_mubi.1957179157 Jun 26 05:26:45 PM PDT 24 Jun 26 05:26:47 PM PDT 24 27709513 ps
T842 /workspace/coverage/default/9.clkmgr_clk_handshake_intersig_mubi.2091904528 Jun 26 05:27:04 PM PDT 24 Jun 26 05:27:10 PM PDT 24 15211912 ps
T843 /workspace/coverage/default/10.clkmgr_stress_all_with_rand_reset.275869348 Jun 26 05:27:16 PM PDT 24 Jun 26 05:42:03 PM PDT 24 247041498241 ps
T844 /workspace/coverage/default/35.clkmgr_idle_intersig_mubi.943981076 Jun 26 05:29:05 PM PDT 24 Jun 26 05:29:08 PM PDT 24 149479198 ps
T845 /workspace/coverage/default/45.clkmgr_alert_test.2771841107 Jun 26 05:30:12 PM PDT 24 Jun 26 05:30:14 PM PDT 24 15208529 ps
T846 /workspace/coverage/default/30.clkmgr_lc_ctrl_intersig_mubi.2169146681 Jun 26 05:28:33 PM PDT 24 Jun 26 05:28:35 PM PDT 24 67514883 ps
T847 /workspace/coverage/default/30.clkmgr_clk_handshake_intersig_mubi.2807677318 Jun 26 05:28:39 PM PDT 24 Jun 26 05:28:40 PM PDT 24 24193284 ps
T65 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.732579484 Jun 26 04:36:25 PM PDT 24 Jun 26 04:36:27 PM PDT 24 185810545 ps
T848 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.260355275 Jun 26 04:35:05 PM PDT 24 Jun 26 04:35:10 PM PDT 24 228358024 ps
T81 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.3179419464 Jun 26 04:34:37 PM PDT 24 Jun 26 04:34:41 PM PDT 24 205080542 ps
T849 /workspace/coverage/cover_reg_top/21.clkmgr_intr_test.1740256428 Jun 26 04:35:07 PM PDT 24 Jun 26 04:35:10 PM PDT 24 30448381 ps
T66 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.3584315146 Jun 26 04:34:35 PM PDT 24 Jun 26 04:34:37 PM PDT 24 64364892 ps
T67 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.2726655397 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:53 PM PDT 24 58328107 ps
T850 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.2733799100 Jun 26 04:35:10 PM PDT 24 Jun 26 04:35:13 PM PDT 24 15266521 ps
T851 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.3797874636 Jun 26 04:35:15 PM PDT 24 Jun 26 04:35:18 PM PDT 24 12204378 ps
T852 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.691733999 Jun 26 04:34:29 PM PDT 24 Jun 26 04:34:40 PM PDT 24 58239152 ps
T853 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.3370244347 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:57 PM PDT 24 43519030 ps
T68 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.1963544393 Jun 26 04:34:53 PM PDT 24 Jun 26 04:34:58 PM PDT 24 102550543 ps
T48 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.4235754063 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:58 PM PDT 24 562430513 ps
T49 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.2673165102 Jun 26 04:34:42 PM PDT 24 Jun 26 04:34:45 PM PDT 24 213148696 ps
T69 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.3197026072 Jun 26 04:34:44 PM PDT 24 Jun 26 04:34:46 PM PDT 24 18074633 ps
T82 /workspace/coverage/cover_reg_top/0.clkmgr_tl_intg_err.946581737 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:01 PM PDT 24 192709006 ps
T854 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.4099782460 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:56 PM PDT 24 72571795 ps
T855 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.252489497 Jun 26 04:36:11 PM PDT 24 Jun 26 04:36:15 PM PDT 24 16948942 ps
T856 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.2683417777 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:56 PM PDT 24 101633272 ps
T857 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.1328780647 Jun 26 04:34:35 PM PDT 24 Jun 26 04:34:37 PM PDT 24 41785351 ps
T70 /workspace/coverage/cover_reg_top/8.clkmgr_same_csr_outstanding.2270894913 Jun 26 04:34:44 PM PDT 24 Jun 26 04:34:46 PM PDT 24 92603555 ps
T858 /workspace/coverage/cover_reg_top/19.clkmgr_csr_rw.543771419 Jun 26 04:35:01 PM PDT 24 Jun 26 04:35:04 PM PDT 24 15442809 ps
T859 /workspace/coverage/cover_reg_top/3.clkmgr_csr_bit_bash.2183632358 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:55 PM PDT 24 1015943160 ps
T50 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.3238002722 Jun 26 04:34:44 PM PDT 24 Jun 26 04:34:47 PM PDT 24 52606597 ps
T860 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.2345689513 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:56 PM PDT 24 11207496 ps
T83 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.1210547717 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:46 PM PDT 24 81100809 ps
T861 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.2575351178 Jun 26 04:35:08 PM PDT 24 Jun 26 04:35:10 PM PDT 24 31085257 ps
T862 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.1819642289 Jun 26 04:34:55 PM PDT 24 Jun 26 04:35:00 PM PDT 24 12591851 ps
T863 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.864866877 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:45 PM PDT 24 14916566 ps
T864 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.1592820323 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:53 PM PDT 24 32884450 ps
T865 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.920075867 Jun 26 04:34:45 PM PDT 24 Jun 26 04:34:47 PM PDT 24 50816847 ps
T71 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.3020163181 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:51 PM PDT 24 59694341 ps
T866 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.943488915 Jun 26 04:35:01 PM PDT 24 Jun 26 04:35:05 PM PDT 24 12006106 ps
T52 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.1217900541 Jun 26 04:35:15 PM PDT 24 Jun 26 04:35:23 PM PDT 24 1363224102 ps
T87 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.1435369808 Jun 26 04:34:46 PM PDT 24 Jun 26 04:34:51 PM PDT 24 429555605 ps
T53 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.2573322514 Jun 26 04:34:49 PM PDT 24 Jun 26 04:34:53 PM PDT 24 236623216 ps
T51 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.3475033415 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:45 PM PDT 24 85739373 ps
T867 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.133109741 Jun 26 04:34:59 PM PDT 24 Jun 26 04:35:03 PM PDT 24 16071173 ps
T868 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.2862731380 Jun 26 04:34:46 PM PDT 24 Jun 26 04:34:54 PM PDT 24 1033423592 ps
T869 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.966260640 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:57 PM PDT 24 13164729 ps
T870 /workspace/coverage/cover_reg_top/19.clkmgr_csr_mem_rw_with_rand_reset.2069113654 Jun 26 04:35:07 PM PDT 24 Jun 26 04:35:10 PM PDT 24 31153237 ps
T871 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.261549726 Jun 26 04:34:34 PM PDT 24 Jun 26 04:34:37 PM PDT 24 276177905 ps
T872 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.2830510805 Jun 26 04:34:27 PM PDT 24 Jun 26 04:34:28 PM PDT 24 44105040 ps
T72 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.1767989171 Jun 26 04:34:31 PM PDT 24 Jun 26 04:34:33 PM PDT 24 111335865 ps
T873 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.1658321874 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:57 PM PDT 24 118313509 ps
T874 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.4028921825 Jun 26 04:35:10 PM PDT 24 Jun 26 04:35:14 PM PDT 24 110815125 ps
T875 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.1298518765 Jun 26 04:34:40 PM PDT 24 Jun 26 04:34:42 PM PDT 24 52866502 ps
T876 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.4075623856 Jun 26 04:34:55 PM PDT 24 Jun 26 04:35:01 PM PDT 24 52550752 ps
T143 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.3022898652 Jun 26 04:34:32 PM PDT 24 Jun 26 04:34:36 PM PDT 24 94179908 ps
T877 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.3452316359 Jun 26 04:34:37 PM PDT 24 Jun 26 04:34:39 PM PDT 24 58495675 ps
T878 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.3315640272 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:54 PM PDT 24 85240633 ps
T54 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.2497711580 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:55 PM PDT 24 102960594 ps
T55 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.4107742639 Jun 26 04:34:34 PM PDT 24 Jun 26 04:34:37 PM PDT 24 112270659 ps
T879 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.2941387781 Jun 26 04:34:29 PM PDT 24 Jun 26 04:34:31 PM PDT 24 56866898 ps
T85 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.2042165096 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:52 PM PDT 24 120647262 ps
T113 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.179891356 Jun 26 04:34:57 PM PDT 24 Jun 26 04:35:03 PM PDT 24 57058043 ps
T880 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.385571358 Jun 26 04:34:44 PM PDT 24 Jun 26 04:34:47 PM PDT 24 42611238 ps
T881 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.202292164 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:55 PM PDT 24 30023332 ps
T108 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.1969514788 Jun 26 04:34:45 PM PDT 24 Jun 26 04:34:49 PM PDT 24 134818379 ps
T102 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.4196684406 Jun 26 04:34:42 PM PDT 24 Jun 26 04:34:45 PM PDT 24 102615487 ps
T882 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.1209134292 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:55 PM PDT 24 87186221 ps
T883 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.2766541735 Jun 26 04:35:21 PM PDT 24 Jun 26 04:35:28 PM PDT 24 40077389 ps
T106 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.1025840511 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:55 PM PDT 24 69264481 ps
T884 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.2147040617 Jun 26 04:34:56 PM PDT 24 Jun 26 04:35:01 PM PDT 24 91592898 ps
T885 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.3427198887 Jun 26 04:35:10 PM PDT 24 Jun 26 04:35:12 PM PDT 24 133028796 ps
T886 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.723814284 Jun 26 04:35:05 PM PDT 24 Jun 26 04:35:07 PM PDT 24 23989040 ps
T103 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.3687347711 Jun 26 04:35:00 PM PDT 24 Jun 26 04:35:07 PM PDT 24 280619648 ps
T887 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.3661556585 Jun 26 04:34:57 PM PDT 24 Jun 26 04:35:02 PM PDT 24 34096530 ps
T104 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.3850865379 Jun 26 04:34:51 PM PDT 24 Jun 26 04:35:03 PM PDT 24 156484979 ps
T888 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.592173747 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:56 PM PDT 24 38222995 ps
T114 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors_with_csr_rw.577418178 Jun 26 04:34:57 PM PDT 24 Jun 26 04:35:03 PM PDT 24 59735791 ps
T889 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.3073714853 Jun 26 04:34:57 PM PDT 24 Jun 26 04:35:02 PM PDT 24 31912196 ps
T890 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.2951348294 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:55 PM PDT 24 63754850 ps
T891 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.2905468374 Jun 26 04:34:23 PM PDT 24 Jun 26 04:34:25 PM PDT 24 57625948 ps
T892 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.4160498583 Jun 26 04:34:56 PM PDT 24 Jun 26 04:35:03 PM PDT 24 81171371 ps
T893 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.3543130147 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:56 PM PDT 24 30991563 ps
T105 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.4141354972 Jun 26 04:34:40 PM PDT 24 Jun 26 04:34:50 PM PDT 24 232100050 ps
T894 /workspace/coverage/cover_reg_top/18.clkmgr_tl_intg_err.4102400414 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:54 PM PDT 24 49367165 ps
T112 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.677584235 Jun 26 04:34:38 PM PDT 24 Jun 26 04:34:47 PM PDT 24 258664439 ps
T895 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.4100266123 Jun 26 04:35:06 PM PDT 24 Jun 26 04:35:08 PM PDT 24 59628353 ps
T896 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.159366462 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:58 PM PDT 24 96228493 ps
T897 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.1128017820 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:55 PM PDT 24 22454803 ps
T898 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.1928564841 Jun 26 04:34:34 PM PDT 24 Jun 26 04:34:36 PM PDT 24 72397182 ps
T899 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.517198294 Jun 26 04:34:45 PM PDT 24 Jun 26 04:34:49 PM PDT 24 33196680 ps
T900 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.687517049 Jun 26 04:35:23 PM PDT 24 Jun 26 04:35:31 PM PDT 24 36966924 ps
T901 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.1065415364 Jun 26 04:34:53 PM PDT 24 Jun 26 04:34:59 PM PDT 24 34029963 ps
T902 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.4233023943 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:56 PM PDT 24 60871124 ps
T903 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.1428557526 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:54 PM PDT 24 18900862 ps
T86 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.1024889569 Jun 26 04:34:57 PM PDT 24 Jun 26 04:35:05 PM PDT 24 143816118 ps
T904 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.34258876 Jun 26 04:34:56 PM PDT 24 Jun 26 04:35:04 PM PDT 24 132806906 ps
T905 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.3725778198 Jun 26 04:34:56 PM PDT 24 Jun 26 04:35:01 PM PDT 24 26280362 ps
T906 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.3931226677 Jun 26 04:34:44 PM PDT 24 Jun 26 04:34:48 PM PDT 24 43312668 ps
T907 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.3097766536 Jun 26 04:36:06 PM PDT 24 Jun 26 04:36:10 PM PDT 24 20993316 ps
T908 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.841619662 Jun 26 04:35:43 PM PDT 24 Jun 26 04:35:48 PM PDT 24 16702459 ps
T109 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.1027748286 Jun 26 04:34:46 PM PDT 24 Jun 26 04:34:49 PM PDT 24 64864731 ps
T909 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.1351204630 Jun 26 04:34:31 PM PDT 24 Jun 26 04:34:36 PM PDT 24 649268249 ps
T110 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.1949966337 Jun 26 04:35:06 PM PDT 24 Jun 26 04:35:11 PM PDT 24 686600495 ps
T910 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.3615883157 Jun 26 04:34:27 PM PDT 24 Jun 26 04:34:30 PM PDT 24 158634925 ps
T911 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.3029534921 Jun 26 04:34:28 PM PDT 24 Jun 26 04:34:29 PM PDT 24 12361740 ps
T912 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.1941949810 Jun 26 04:34:40 PM PDT 24 Jun 26 04:34:41 PM PDT 24 47893047 ps
T913 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.1212984359 Jun 26 04:35:17 PM PDT 24 Jun 26 04:35:23 PM PDT 24 85864227 ps
T914 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.4048943228 Jun 26 04:34:42 PM PDT 24 Jun 26 04:34:47 PM PDT 24 20474297 ps
T915 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.3324519899 Jun 26 04:35:04 PM PDT 24 Jun 26 04:35:07 PM PDT 24 12000577 ps
T916 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.3984707594 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:54 PM PDT 24 18983493 ps
T917 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.3512119285 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:03 PM PDT 24 10843736 ps
T918 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.3780977525 Jun 26 04:35:08 PM PDT 24 Jun 26 04:35:10 PM PDT 24 25972284 ps
T107 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.1181980565 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:56 PM PDT 24 269713109 ps
T919 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.405433000 Jun 26 04:34:44 PM PDT 24 Jun 26 04:34:47 PM PDT 24 92621467 ps
T920 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.3251133006 Jun 26 04:34:40 PM PDT 24 Jun 26 04:34:45 PM PDT 24 516858079 ps
T921 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.1477044731 Jun 26 04:34:33 PM PDT 24 Jun 26 04:34:35 PM PDT 24 42007233 ps
T922 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.1940599820 Jun 26 04:34:37 PM PDT 24 Jun 26 04:34:44 PM PDT 24 862713925 ps
T88 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.3664948054 Jun 26 04:34:37 PM PDT 24 Jun 26 04:34:41 PM PDT 24 241600867 ps
T923 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.2874561479 Jun 26 04:36:12 PM PDT 24 Jun 26 04:36:17 PM PDT 24 20000533 ps
T924 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.623303410 Jun 26 04:34:36 PM PDT 24 Jun 26 04:34:38 PM PDT 24 38729230 ps
T925 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.1828318891 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:54 PM PDT 24 14008793 ps
T926 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.3995495667 Jun 26 04:35:14 PM PDT 24 Jun 26 04:35:17 PM PDT 24 155554259 ps
T927 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.2107139993 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:58 PM PDT 24 149572067 ps
T92 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.595073329 Jun 26 04:34:38 PM PDT 24 Jun 26 04:34:42 PM PDT 24 146871841 ps
T928 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.742000142 Jun 26 04:34:54 PM PDT 24 Jun 26 04:35:02 PM PDT 24 136781520 ps
T929 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.2554701133 Jun 26 04:35:10 PM PDT 24 Jun 26 04:35:15 PM PDT 24 200994415 ps
T930 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.521829283 Jun 26 04:34:30 PM PDT 24 Jun 26 04:34:32 PM PDT 24 37297373 ps
T931 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.4207351270 Jun 26 04:34:47 PM PDT 24 Jun 26 04:34:49 PM PDT 24 22533903 ps
T932 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.4063137304 Jun 26 04:35:10 PM PDT 24 Jun 26 04:35:13 PM PDT 24 91597905 ps
T933 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.1302802364 Jun 26 04:34:37 PM PDT 24 Jun 26 04:34:41 PM PDT 24 228118696 ps
T934 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.1997273233 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:51 PM PDT 24 147246438 ps
T935 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.2787859561 Jun 26 04:36:08 PM PDT 24 Jun 26 04:36:12 PM PDT 24 20980953 ps
T936 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.3256377944 Jun 26 04:34:41 PM PDT 24 Jun 26 04:34:43 PM PDT 24 26116934 ps
T937 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.1683893716 Jun 26 04:34:32 PM PDT 24 Jun 26 04:34:35 PM PDT 24 87553442 ps
T90 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.2204800145 Jun 26 04:35:04 PM PDT 24 Jun 26 04:35:09 PM PDT 24 380796308 ps
T938 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.1651452254 Jun 26 04:34:55 PM PDT 24 Jun 26 04:35:01 PM PDT 24 13974499 ps
T939 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.191263483 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:53 PM PDT 24 47246759 ps
T940 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.104480535 Jun 26 04:35:00 PM PDT 24 Jun 26 04:35:05 PM PDT 24 57329133 ps
T941 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.55180621 Jun 26 04:35:01 PM PDT 24 Jun 26 04:35:05 PM PDT 24 14013524 ps
T942 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.3864546551 Jun 26 04:34:58 PM PDT 24 Jun 26 04:35:03 PM PDT 24 39950555 ps
T943 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.3056755048 Jun 26 04:34:53 PM PDT 24 Jun 26 04:34:58 PM PDT 24 207181942 ps
T944 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.591619534 Jun 26 04:34:41 PM PDT 24 Jun 26 04:34:48 PM PDT 24 16960735 ps
T945 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.4175296194 Jun 26 04:35:06 PM PDT 24 Jun 26 04:35:09 PM PDT 24 100525202 ps
T946 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.2684817519 Jun 26 04:35:07 PM PDT 24 Jun 26 04:35:15 PM PDT 24 17676325 ps
T947 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.448400028 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:00 PM PDT 24 82295731 ps
T948 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.1909378353 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:00 PM PDT 24 284254203 ps
T949 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.1291538815 Jun 26 04:34:30 PM PDT 24 Jun 26 04:34:32 PM PDT 24 44942731 ps
T950 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.2008512573 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:45 PM PDT 24 14641899 ps
T91 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.3849675706 Jun 26 04:34:33 PM PDT 24 Jun 26 04:34:36 PM PDT 24 116361305 ps
T951 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.1209868332 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:53 PM PDT 24 51679231 ps
T952 /workspace/coverage/cover_reg_top/16.clkmgr_intr_test.2485366513 Jun 26 04:34:45 PM PDT 24 Jun 26 04:34:47 PM PDT 24 36976899 ps
T953 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.503012507 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:00 PM PDT 24 97643414 ps
T954 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.3275226508 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:57 PM PDT 24 354422317 ps
T955 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.1913535337 Jun 26 04:34:41 PM PDT 24 Jun 26 04:34:43 PM PDT 24 21706372 ps
T956 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.114096732 Jun 26 04:35:53 PM PDT 24 Jun 26 04:36:04 PM PDT 24 1717096714 ps
T957 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.954185873 Jun 26 04:34:59 PM PDT 24 Jun 26 04:35:06 PM PDT 24 476829412 ps
T958 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.3545876862 Jun 26 04:35:01 PM PDT 24 Jun 26 04:35:05 PM PDT 24 91826320 ps
T959 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.2288902930 Jun 26 04:34:36 PM PDT 24 Jun 26 04:34:38 PM PDT 24 56460465 ps
T144 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.1293812195 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:01 PM PDT 24 333810020 ps
T960 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.2016030179 Jun 26 04:34:40 PM PDT 24 Jun 26 04:34:41 PM PDT 24 14677826 ps
T961 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.2970195128 Jun 26 04:34:24 PM PDT 24 Jun 26 04:34:27 PM PDT 24 379050487 ps
T962 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.3907577180 Jun 26 04:35:05 PM PDT 24 Jun 26 04:35:08 PM PDT 24 13776757 ps
T963 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.717321927 Jun 26 04:34:45 PM PDT 24 Jun 26 04:34:48 PM PDT 24 281829200 ps
T964 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.3348441927 Jun 26 04:35:13 PM PDT 24 Jun 26 04:35:19 PM PDT 24 392191790 ps
T965 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.4139471767 Jun 26 04:34:33 PM PDT 24 Jun 26 04:34:50 PM PDT 24 3665188590 ps
T966 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.3482222881 Jun 26 04:34:23 PM PDT 24 Jun 26 04:34:25 PM PDT 24 111213160 ps
T967 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.2853194149 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:51 PM PDT 24 138639945 ps
T968 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.4049066270 Jun 26 04:34:26 PM PDT 24 Jun 26 04:34:28 PM PDT 24 33311273 ps
T969 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.4039871319 Jun 26 04:34:25 PM PDT 24 Jun 26 04:34:29 PM PDT 24 265886157 ps
T970 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.2364793798 Jun 26 04:35:09 PM PDT 24 Jun 26 04:35:11 PM PDT 24 26031637 ps
T971 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.1621523430 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:46 PM PDT 24 39143891 ps
T972 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.3405269889 Jun 26 04:34:29 PM PDT 24 Jun 26 04:34:33 PM PDT 24 185520438 ps
T973 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.3717580253 Jun 26 04:34:55 PM PDT 24 Jun 26 04:35:00 PM PDT 24 41575380 ps
T974 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.885397696 Jun 26 04:35:06 PM PDT 24 Jun 26 04:35:08 PM PDT 24 12653392 ps
T145 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.3169916492 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:59 PM PDT 24 770274274 ps
T975 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.3881309981 Jun 26 04:34:58 PM PDT 24 Jun 26 04:35:03 PM PDT 24 51378176 ps
T976 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.3071087295 Jun 26 04:34:54 PM PDT 24 Jun 26 04:35:00 PM PDT 24 20881873 ps
T977 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.3192291613 Jun 26 04:34:49 PM PDT 24 Jun 26 04:34:51 PM PDT 24 39841857 ps
T978 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.2878969997 Jun 26 04:34:56 PM PDT 24 Jun 26 04:35:01 PM PDT 24 16302807 ps
T979 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.2024168805 Jun 26 04:35:05 PM PDT 24 Jun 26 04:35:08 PM PDT 24 44305564 ps
T980 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.2385081883 Jun 26 04:34:53 PM PDT 24 Jun 26 04:35:00 PM PDT 24 120208105 ps
T981 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.2825355530 Jun 26 04:34:51 PM PDT 24 Jun 26 04:34:56 PM PDT 24 19289832 ps
T982 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2340043537 Jun 26 04:35:02 PM PDT 24 Jun 26 04:35:05 PM PDT 24 23830206 ps
T983 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.1902215175 Jun 26 04:34:35 PM PDT 24 Jun 26 04:34:37 PM PDT 24 125722650 ps
T984 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.3262789241 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:52 PM PDT 24 29083896 ps
T985 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.1925344986 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:52 PM PDT 24 377152126 ps
T986 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.1638631792 Jun 26 04:34:55 PM PDT 24 Jun 26 04:35:04 PM PDT 24 364244895 ps
T987 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.2006695543 Jun 26 04:35:25 PM PDT 24 Jun 26 04:35:33 PM PDT 24 89328039 ps
T988 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.4241893153 Jun 26 04:34:56 PM PDT 24 Jun 26 04:35:02 PM PDT 24 54670335 ps
T989 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.1271534287 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:51 PM PDT 24 16963285 ps
T990 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.3438444986 Jun 26 04:34:50 PM PDT 24 Jun 26 04:34:53 PM PDT 24 97612150 ps
T991 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.4119282689 Jun 26 04:34:30 PM PDT 24 Jun 26 04:34:35 PM PDT 24 872091691 ps
T992 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.2912563767 Jun 26 04:34:40 PM PDT 24 Jun 26 04:34:49 PM PDT 24 105798873 ps
T993 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.1648493239 Jun 26 04:35:04 PM PDT 24 Jun 26 04:35:08 PM PDT 24 80035062 ps
T994 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.2840219871 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:52 PM PDT 24 36476309 ps
T89 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.1619631814 Jun 26 04:35:07 PM PDT 24 Jun 26 04:35:12 PM PDT 24 345850681 ps
T995 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.1363284815 Jun 26 04:34:43 PM PDT 24 Jun 26 04:34:46 PM PDT 24 148485039 ps
T996 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.2781947810 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:56 PM PDT 24 25019643 ps
T111 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.2686342383 Jun 26 04:34:52 PM PDT 24 Jun 26 04:34:57 PM PDT 24 72062352 ps
T997 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.3575518651 Jun 26 04:34:28 PM PDT 24 Jun 26 04:34:31 PM PDT 24 123359884 ps
T998 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.1811388682 Jun 26 04:34:51 PM PDT 24 Jun 26 04:35:01 PM PDT 24 1273093036 ps
T999 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2293607721 Jun 26 04:34:48 PM PDT 24 Jun 26 04:34:50 PM PDT 24 104440449 ps
T1000 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.1784084314 Jun 26 04:34:57 PM PDT 24 Jun 26 04:35:03 PM PDT 24 58221138 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%