Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total694010
Category 0694010


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total694010
Severity 0694010


Summary for Assertions
NUMBERPERCENT
Total Number694100.00
Uncovered152.16
Success67997.84
Failure00.00
Incomplete223.17
Without Attempts00.00


Summary for Cover Sequences
NUMBERPERCENT
Total Number10100.00
Uncovered660.00
All Matches440.00
First Matches440.00


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.u_io_div2_meas.u_meas.MaxWidth_A 00241688221000
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0019084581000
tb.dut.u_io_div4_meas.u_meas.MaxWidth_A 00120843490000
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0019084581000
tb.dut.u_io_meas.u_meas.MaxWidth_A 00484409743000
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0019084581000
tb.dut.u_main_meas.u_meas.MaxWidth_A 00515493652000
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0019084581000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00243234822001009
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00121616803001009
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00487596680001009
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00518813495001009
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00249015369001009
tb.dut.u_usb_meas.u_meas.MaxWidth_A 00247421867000
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckHoldReq 0019084581000

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.AlertsKnownO_A 0016793661616525084500
tb.dut.AllClkBypReqKnownO_A 0016793661616525084500
tb.dut.CgEnKnownO_A 0016793661616525084500
tb.dut.ClocksKownO_A 0016793661616525084500
tb.dut.FpvSecCmClkMainAesCountCheck_A 001679366165000
tb.dut.FpvSecCmClkMainHmacCountCheck_A 001679366165000
tb.dut.FpvSecCmClkMainKmacCountCheck_A 001679366164800
tb.dut.FpvSecCmClkMainOtbnCountCheck_A 001679366165000
tb.dut.FpvSecCmRegWeOnehotCheck_A 001679366168000
tb.dut.IoClkBypReqKnownO_A 0016793661616525084500
tb.dut.JitterEnableKnownO_A 0016793661616525084500
tb.dut.LcCtrlClkBypAckKnownO_A 0016793661616525084500
tb.dut.PwrMgrKnownO_A 0016793661616525084500
tb.dut.TlAReadyKnownO_A 0016793661616525084500
tb.dut.TlDValidKnownO_A 0016793661616525084500
tb.dut.clkmgr_aes_trans_sva_if.TransStart_A 00515494109362200
tb.dut.clkmgr_aes_trans_sva_if.TransStop_A 00515494109187300
tb.dut.clkmgr_aon_cg_aon_peri.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_aon_powerup.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_aon_secure.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_aon_timers.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_io_div2_powerup.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_io_div4_powerup.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_io_powerup.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_main_powerup.CgEn_A 0080480400
tb.dut.clkmgr_aon_cg_usb_powerup.CgEn_A 0080480400
tb.dut.clkmgr_cg_io_div2_infra.CgEnOff_A 0024168822117700
tb.dut.clkmgr_cg_io_div2_infra.CgEnOn_A 0024168822117700
tb.dut.clkmgr_cg_io_div2_peri.CgEnOff_A 00241688221780800
tb.dut.clkmgr_cg_io_div2_peri.CgEnOn_A 00241688221547700
tb.dut.clkmgr_cg_io_div4_infra.CgEnOff_A 0012084349017700
tb.dut.clkmgr_cg_io_div4_infra.CgEnOn_A 0012084349017700
tb.dut.clkmgr_cg_io_div4_peri.CgEnOff_A 00120843490771500
tb.dut.clkmgr_cg_io_div4_peri.CgEnOn_A 00120843490538400
tb.dut.clkmgr_cg_io_div4_secure.CgEnOff_A 0012084349017700
tb.dut.clkmgr_cg_io_div4_secure.CgEnOn_A 0012084349017700
tb.dut.clkmgr_cg_io_div4_timers.CgEnOff_A 0012084349017700
tb.dut.clkmgr_cg_io_div4_timers.CgEnOn_A 0012084349017700
tb.dut.clkmgr_cg_io_infra.CgEnOff_A 0048440974317700
tb.dut.clkmgr_cg_io_infra.CgEnOn_A 0048440974316500
tb.dut.clkmgr_cg_io_peri.CgEnOff_A 00484409743781700
tb.dut.clkmgr_cg_io_peri.CgEnOn_A 00484409743547400
tb.dut.clkmgr_cg_main_aes.CgEnOff_A 00515493652378000
tb.dut.clkmgr_cg_main_aes.CgEnOn_A 00515493652377800
tb.dut.clkmgr_cg_main_hmac.CgEnOff_A 00515493652380900
tb.dut.clkmgr_cg_main_hmac.CgEnOn_A 00515493652380700
tb.dut.clkmgr_cg_main_infra.CgEnOff_A 0051549365215800
tb.dut.clkmgr_cg_main_infra.CgEnOn_A 0051549365215600
tb.dut.clkmgr_cg_main_kmac.CgEnOff_A 00515493652386000
tb.dut.clkmgr_cg_main_kmac.CgEnOn_A 00515493652385800
tb.dut.clkmgr_cg_main_otbn.CgEnOff_A 00515493652372500
tb.dut.clkmgr_cg_main_otbn.CgEnOn_A 00515493652372300
tb.dut.clkmgr_cg_main_secure.CgEnOff_A 0051549365215800
tb.dut.clkmgr_cg_main_secure.CgEnOn_A 0051549365215600
tb.dut.clkmgr_cg_usb_infra.CgEnOff_A 0024742186716300
tb.dut.clkmgr_cg_usb_infra.CgEnOn_A 0024742186716100
tb.dut.clkmgr_cg_usb_peri.CgEnOff_A 00247421867775300
tb.dut.clkmgr_cg_usb_peri.CgEnOn_A 00247421867540900
tb.dut.clkmgr_csr_assert.TlulOOBAddrErr_A 00168943355560804600
tb.dut.clkmgr_csr_assert.clk_enables_rd_A 001689433554264100
tb.dut.clkmgr_csr_assert.clk_hints_rd_A 001689433553785200
tb.dut.clkmgr_csr_assert.extclk_ctrl_rd_A 001689433554728200
tb.dut.clkmgr_csr_assert.extclk_ctrl_regwen_rd_A 001689433553513000
tb.dut.clkmgr_csr_assert.jitter_enable_rd_A 001689433555135600
tb.dut.clkmgr_csr_assert.jitter_regwen_rd_A 001689433554013200
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Stepped_A 00484410189442000
tb.dut.clkmgr_div2_sva_if.g_div2.Div2Whole_A 00484410189522600
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Stepped_A 00241688596429500
tb.dut.clkmgr_div4_sva_if.g_div4.Div4Whole_A 00241688596489900
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqFall_A 00167936616410900
tb.dut.clkmgr_extclk_sva_if.AllClkBypReqRise_A 00167936616410900
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelFall_A 00167936616246200
tb.dut.clkmgr_extclk_sva_if.HiSpeedSelRise_A 00167936616246200
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqFall_A 00167936616517600
tb.dut.clkmgr_extclk_sva_if.IoClkBypReqRise_A 00167936616517600
tb.dut.clkmgr_hmac_trans_sva_if.TransStart_A 00515494109365100
tb.dut.clkmgr_hmac_trans_sva_if.TransStop_A 00515494109188100
tb.dut.clkmgr_io_div2_peri_sva_if.GateClose_A 00241688596354700
tb.dut.clkmgr_io_div2_peri_sva_if.GateOpen_A 00241688596522600
tb.dut.clkmgr_io_div4_peri_sva_if.GateClose_A 00120843892330400
tb.dut.clkmgr_io_div4_peri_sva_if.GateOpen_A 00120843892498300
tb.dut.clkmgr_io_peri_sva_if.GateClose_A 00484410189356200
tb.dut.clkmgr_io_peri_sva_if.GateOpen_A 00484410189524600
tb.dut.clkmgr_kmac_trans_sva_if.TransStart_A 00515494109370200
tb.dut.clkmgr_kmac_trans_sva_if.TransStop_A 00515494109191400
tb.dut.clkmgr_lost_calib_io_ctrl_en_sva_if.CtrlEnOn_A 001679366161014200
tb.dut.clkmgr_lost_calib_io_div2_ctrl_en_sva_if.CtrlEnOn_A 001679366161370200
tb.dut.clkmgr_lost_calib_io_div4_ctrl_en_sva_if.CtrlEnOn_A 001679366162073900
tb.dut.clkmgr_lost_calib_main_ctrl_en_sva_if.CtrlEnOn_A 001679366161000000
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0016793661620216062057
tb.dut.clkmgr_lost_calib_usb_ctrl_en_sva_if.CtrlEnOn_A 001679366161367800
tb.dut.clkmgr_otbn_trans_sva_if.TransStart_A 00515494109356700
tb.dut.clkmgr_otbn_trans_sva_if.TransStop_A 00515494109179200
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusFall_A 0016793661616400
tb.dut.clkmgr_pwrmgr_io_sva_if.StatusRise_A 0016793661616400
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusFall_A 0016793661615500
tb.dut.clkmgr_pwrmgr_main_sva_if.StatusRise_A 0016793661615500
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusFall_A 0016793661616100
tb.dut.clkmgr_pwrmgr_usb_sva_if.StatusRise_A 0016793661616100
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqFalse_A 0016793661616511571900
tb.dut.clkmgr_sec_cm_checker_assert.AllClkBypReqTrue_A 0016793661613278200
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0016793661616503249002412
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqTrue_A 0016793661621132300
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckFalse_A 0016793661616512297200
tb.dut.clkmgr_sec_cm_checker_assert.LcClkBypAckTrue_A 0016793661612552900
tb.dut.clkmgr_usb_peri_sva_if.GateClose_A 00247422289351800
tb.dut.clkmgr_usb_peri_sva_if.GateOpen_A 00247422289520300
tb.dut.tlul_assert_device.aKnown_A 001689433552138980900
tb.dut.tlul_assert_device.aKnown_AKnownEnable 0016894335516614897100
tb.dut.tlul_assert_device.aReadyKnown_A 0016894335516614897100
tb.dut.tlul_assert_device.dKnown_A 001689433552089611800
tb.dut.tlul_assert_device.dKnown_AKnownEnable 0016894335516614897100
tb.dut.tlul_assert_device.dReadyKnown_A 0016894335516614897100
tb.dut.tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 001009100900
tb.dut.tlul_assert_device.gen_device.aDataKnown_M 001689440041762992900
tb.dut.tlul_assert_device.gen_device.addrSizeAlignedErr_A 00168943355302171000
tb.dut.tlul_assert_device.gen_device.contigMask_M 0016894400421007700
tb.dut.tlul_assert_device.gen_device.dDataKnown_A 0016894400413892100
tb.dut.tlul_assert_device.gen_device.legalAOpcodeErr_A 00168943355334144600
tb.dut.tlul_assert_device.gen_device.legalAParam_M 001689440042138980900
tb.dut.tlul_assert_device.gen_device.legalDParam_A 001689440042089611800
tb.dut.tlul_assert_device.gen_device.pendingReqPerSrc_M 001689440042138980900
tb.dut.tlul_assert_device.gen_device.respMustHaveReq_A 001689440042089611800
tb.dut.tlul_assert_device.gen_device.respOpcode_A 001689440042089611800
tb.dut.tlul_assert_device.gen_device.respSzEqReqSz_A 001689440042089611800
tb.dut.tlul_assert_device.gen_device.sizeGTEMaskErr_A 00168943355180591300
tb.dut.tlul_assert_device.gen_device.sizeMatchesMaskErr_A 00168943355137764300
tb.dut.tlul_assert_device.p_dbw.TlDbw_A 001009100900
tb.dut.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_calib_rdy_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_clk_io_div2_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_io_div2_peri_scanmode_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clk_io_div2_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016793661616525084500
tb.dut.u_clk_io_div4_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_io_div4_peri_scanmode_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clk_io_div4_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016793661616525084500
tb.dut.u_clk_io_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_io_peri_scanmode_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clk_io_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016793661616525084500
tb.dut.u_clk_main_aes_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_aes_trans.u_idle_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 005154936523201900
tb.dut.u_clk_main_aes_trans.u_prim_mubi4_sender.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_aes_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0051549365251093843900
tb.dut.u_clk_main_hmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_hmac_trans.u_idle_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 005154936523166200
tb.dut.u_clk_main_hmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_hmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0051549365251093843900
tb.dut.u_clk_main_kmac_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_kmac_trans.u_idle_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 005154936523176000
tb.dut.u_clk_main_kmac_trans.u_prim_mubi4_sender.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_kmac_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0051549365251093843900
tb.dut.u_clk_main_otbn_trans.u_idle_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_otbn_trans.u_idle_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 005154936523163400
tb.dut.u_clk_main_otbn_trans.u_prim_mubi4_sender.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.OutputsKnown_A 0051549365251093843900
tb.dut.u_clk_main_otbn_trans.u_scanmode_sync.gen_no_flops.OutputDelay_A 0051549365251093843900
tb.dut.u_clk_usb_peri_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clk_usb_peri_scanmode_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clk_usb_peri_scanmode_sync.gen_no_flops.OutputDelay_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_all_ack_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clkmgr_byp.u_all_ack_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001679366161924600
tb.dut.u_clkmgr_byp.u_all_byp_req.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_en_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clkmgr_byp.u_en_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0016793661616524371902412
tb.dut.u_clkmgr_byp.u_hi_speed_sel.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_io_ack_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clkmgr_byp.u_io_ack_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 001679366161711200
tb.dut.u_clkmgr_byp.u_io_byp_req.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_lc_byp_req.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_clkmgr_byp.u_lc_byp_req.OutputsKnown_A 0016793661616525084500
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_div2_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_div2_div_scanmode_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_io_div2_div_scanmode_sync.gen_no_flops.OutputDelay_A 0016793661616525084500
tb.dut.u_io_div2_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_div2_meas.u_calib_rdy_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckAckNeedsReq 00167936616274800
tb.dut.u_io_div2_meas.u_err_sync.SyncReqAckHoldReq 00241688221274800
tb.dut.u_io_div2_meas.u_meas.RefCntVal_A 0080480400
tb.dut.u_io_div2_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00241688221422938100
tb.dut.u_io_div2_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080480400
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.DstPulseCheck_A 002416882218974100
tb.dut.u_io_div2_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00187864118909300
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.OutputsKnown_A 0024168822124168822100
tb.dut.u_io_div2_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0024168822124168822100
tb.dut.u_io_div4_div_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_div4_div_scanmode_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_io_div4_div_scanmode_sync.gen_no_flops.OutputDelay_A 0016793661616525084500
tb.dut.u_io_div4_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_div4_meas.u_calib_rdy_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckAckNeedsReq 00167936616265100
tb.dut.u_io_div4_meas.u_err_sync.SyncReqAckHoldReq 00120843490265100
tb.dut.u_io_div4_meas.u_meas.RefCntVal_A 0080480400
tb.dut.u_io_div4_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00120843490403787800
tb.dut.u_io_div4_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080480400
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.DstPulseCheck_A 001208434908852900
tb.dut.u_io_div4_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00187864118788700
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.OutputsKnown_A 0012084349012084349000
tb.dut.u_io_div4_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0012084349012084349000
tb.dut.u_io_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_meas.u_calib_rdy_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_meas.u_err_sync.SyncReqAckAckNeedsReq 00167936616261800
tb.dut.u_io_meas.u_err_sync.SyncReqAckHoldReq 00484409743261800
tb.dut.u_io_meas.u_meas.RefCntVal_A 0080480400
tb.dut.u_io_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00484409743422949900
tb.dut.u_io_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080480400
tb.dut.u_io_meas.u_meas.u_sync_ref.DstPulseCheck_A 004844097439020000
tb.dut.u_io_meas.u_meas.u_sync_ref.SrcPulseCheck_M 00187864118955100
tb.dut.u_io_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_root_ctrl.u_scanmode_sync.OutputsKnown_A 0048440974348222836700
tb.dut.u_io_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0048440974348222836700
tb.dut.u_io_step_down_req_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_io_step_down_req_sync.OutputsKnown_A 0048440974348010302100
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0048440974348009598902412
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputIfUnstable_A 004844097432756400
tb.dut.u_main_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_main_meas.u_calib_rdy_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_main_meas.u_err_sync.SyncReqAckAckNeedsReq 00167936616263200
tb.dut.u_main_meas.u_err_sync.SyncReqAckHoldReq 00515493652263200
tb.dut.u_main_meas.u_meas.RefCntVal_A 0080480400
tb.dut.u_main_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00515493652423367500
tb.dut.u_main_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080480400
tb.dut.u_main_meas.u_meas.u_sync_ref.DstPulseCheck_A 0051549365210921100
tb.dut.u_main_meas.u_meas.u_sync_ref.SrcPulseCheck_M 001896167210910100
tb.dut.u_main_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_main_root_ctrl.u_scanmode_sync.OutputsKnown_A 0051549365251318280600
tb.dut.u_main_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0051549365251318280600
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.DivEven_A 0080480400
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown0 0024111478724111398300
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.gen_div2.u_step_down_mux.gen_generic.u_impl_generic.selKnown1 0048440974348440893900
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0024168822124168741700
tb.dut.u_no_scan_io_div2_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0048440974348440893900
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.DivEven_A 0080480400
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown0 0012084349012084268600
tb.dut.u_no_scan_io_div4_div.gen_generic.u_impl_generic.u_clk_mux.gen_generic.u_impl_generic.selKnown1 0048440974348440893900
tb.dut.u_prim_mubi4_sender_clk_io_div2_infra.OutputsKnown_A 0024168822124062507100
tb.dut.u_prim_mubi4_sender_clk_io_div2_peri.OutputsKnown_A 0024168822124062507100
tb.dut.u_prim_mubi4_sender_clk_io_div4_infra.OutputsKnown_A 0012084349012031197800
tb.dut.u_prim_mubi4_sender_clk_io_div4_peri.OutputsKnown_A 0012084349012031197800
tb.dut.u_prim_mubi4_sender_clk_io_div4_secure.OutputsKnown_A 0012084349012031197800
tb.dut.u_prim_mubi4_sender_clk_io_div4_timers.OutputsKnown_A 0012084349012031197800
tb.dut.u_prim_mubi4_sender_clk_io_infra.OutputsKnown_A 0048440974348010302100
tb.dut.u_prim_mubi4_sender_clk_io_peri.OutputsKnown_A 0048440974348010302100
tb.dut.u_prim_mubi4_sender_clk_main_infra.OutputsKnown_A 0051549365251093843900
tb.dut.u_prim_mubi4_sender_clk_main_secure.OutputsKnown_A 0051549365251093843900
tb.dut.u_prim_mubi4_sender_clk_usb_infra.OutputsKnown_A 0024742186724522862200
tb.dut.u_prim_mubi4_sender_clk_usb_peri.OutputsKnown_A 0024742186724522862200
tb.dut.u_reg.en2addrHit 0016894335583041300
tb.dut.u_reg.reAfterRv 0016894335583041300
tb.dut.u_reg.rePulse 0016894335519537600
tb.dut.u_reg.u_chk.PayLoadWidthCheck 001009100900
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.BusySrcReqChk_A 0016894335512690600
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.DstReqKnown_A 0024323482224212325100
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcAckBusyChk_A 001689433552367900
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00243234822103100
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001689433552471000
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 002432348222367800
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 002432348222367900
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552367900
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016894335515844900
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.DstReqKnown_A 0024323482224212325100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001689433552962200
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001689433552961700
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 002432348222963000
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 002432348222962500
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552964800
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0024323482224212325100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001689433552600
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 002432348222600
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0024323482224212325100
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001689433552300
tb.dut.u_reg.u_io_div2_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 002432348222300
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.BusySrcReqChk_A 0016894335520446100
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.DstReqKnown_A 0012161680312106112900
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcAckBusyChk_A 001689433552367900
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00121616803103100
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001689433552471000
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 001216168032364200
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 001216168032367900
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552367900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016894335525529100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.DstReqKnown_A 0012161680312106112900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001689433552959400
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001689433552959400
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 001216168032959900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 001216168032959400
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552964100
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0012161680312106112900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001689433553000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 001216168033000
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0012161680312106112900
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001689433552800
tb.dut.u_reg.u_io_div4_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 001216168032800
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.BusySrcReqChk_A 001689433558906300
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.DstReqKnown_A 0048759668048309941500
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcAckBusyChk_A 001689433552367900
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00487596680103100
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001689433552471000
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 004875966802367900
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 004875966802367900
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552367900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016894335511053100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.DstReqKnown_A 0048759668048309941500
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001689433552953600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001689433552953200
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 004875966802954900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 004875966802954600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552956400
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0048759668048309941500
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001689433553600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 004875966803600
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0048759668048309941500
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001689433553000
tb.dut.u_reg.u_io_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 004875966803000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.BusySrcReqChk_A 001689433558712700
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.DstReqKnown_A 0051881349551405990400
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcAckBusyChk_A 001689433552367900
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00518813495103100
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001689433552471000
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 005188134952367900
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 005188134952367900
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552367900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016894335510900000
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.DstReqKnown_A 0051881349551405990400
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001689433552957400
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001689433552957100
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 005188134952958200
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 005188134952957900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552959700
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0051881349551405990400
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001689433552600
tb.dut.u_reg.u_main_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 005188134952600
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0051881349551405990400
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001689433553200
tb.dut.u_reg.u_main_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 005188134953200
tb.dut.u_reg.u_reg_if.AllowedLatency_A 001009100900
tb.dut.u_reg.u_reg_if.MatchedWidthAssert 001009100900
tb.dut.u_reg.u_reg_if.u_err.dataWidthOnly32_A 001009100900
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A 001009100900
tb.dut.u_reg.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck 001009100900
tb.dut.u_reg.u_rsp_intg_gen.DataWidthCheck_A 001009100900
tb.dut.u_reg.u_rsp_intg_gen.PayLoadWidthCheck 001009100900
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.BusySrcReqChk_A 0016894335512345700
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.DstReqKnown_A 0024901536924672691300
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcAckBusyChk_A 001689433552318900
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.HwIdSelCheck_A 00249015369103100
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckAckNeedsReq 001689433552422000
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.u_dst_update_sync.SyncReqAckHoldReq 002490153692307800
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.DstPulseCheck_A 002490153692322900
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552367900
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.BusySrcReqChk_A 0016894335515741900
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.DstReqKnown_A 0024901536924672691300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcAckBusyChk_A 001689433552947500
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.SrcBusyKnown_A 0016894335516614897100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.DstPulseCheck_A 001689433552944300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_arb.gen_passthru.u_dst_to_src_ack.SrcPulseCheck_M 002490153692959100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.DstPulseCheck_A 002490153692955400
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_cdc.u_src_to_dst_req.SrcPulseCheck_M 001689433552976300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi.MubiIsNotYetSupported_A 0024901536924672691300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.DstPulseCheck_A 001689433553100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_hi_err_update_sync.SrcPulseCheck_M 002490153693100
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.CheckSwAccessIsLegal_A 001009100900
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo.MubiIsNotYetSupported_A 0024901536924672691300
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.DstPulseCheck_A 001689433553500
tb.dut.u_reg.u_usb_meas_ctrl_shadowed_lo_err_update_sync.SrcPulseCheck_M 002490153693500
tb.dut.u_reg.wePulse 0016894335563503700
tb.dut.u_usb_meas.u_calib_rdy_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_usb_meas.u_calib_rdy_sync.OutputsKnown_A 0016793661616525084500
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_usb_meas.u_err_sync.SyncReqAckAckNeedsReq 00167936616248700
tb.dut.u_usb_meas.u_err_sync.SyncReqAckHoldReq 00247421867248700
tb.dut.u_usb_meas.u_meas.RefCntVal_A 0080480400
tb.dut.u_usb_meas.u_meas.gen_clk_timeout_chk.u_timeout_ref_to_clk.u_ref_timeout.SyncReqAckAckNeedsReq 00247421867423358200
tb.dut.u_usb_meas.u_meas.gen_timeout_assert.ClkRatios_A 0080480400
tb.dut.u_usb_meas.u_meas.u_sync_ref.DstPulseCheck_A 0024742186710830600
tb.dut.u_usb_meas.u_meas.u_sync_ref.SrcPulseCheck_M 001907029610791400
tb.dut.u_usb_root_ctrl.u_scanmode_sync.NumCopiesMustBeGreaterZero_A 0080480400
tb.dut.u_usb_root_ctrl.u_scanmode_sync.OutputsKnown_A 0024742186724630945500
tb.dut.u_usb_root_ctrl.u_scanmode_sync.gen_no_flops.OutputDelay_A 0024742186724630945500

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
tb.dut.clkmgr_lost_calib_regwen_sva_if.RegwenOff_A 0016793661620216062057
tb.dut.clkmgr_sec_cm_checker_assert.IoClkBypReqFalse_A 0016793661616503249002412
tb.dut.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_clk_main_aes_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_hmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_kmac_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clk_main_otbn_trans.u_idle_sync.gen_flops.gen_stable_chks.OutputDelay_A 0051549365251093139202412
tb.dut.u_clkmgr_byp.u_all_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_clkmgr_byp.u_en_sync.gen_flops.OutputDelay_A 0016793661616524371902412
tb.dut.u_clkmgr_byp.u_io_ack_sync.gen_flops.gen_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_clkmgr_byp.u_lc_byp_req.gen_flops.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_div2_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_div4_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_io_step_down_req_sync.gen_flops.gen_stable_chks.OutputDelay_A 0048440974348009598902412
tb.dut.u_main_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412
tb.dut.u_reg.u_io_div2_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00243234822001009
tb.dut.u_reg.u_io_div4_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00121616803001009
tb.dut.u_reg.u_io_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00487596680001009
tb.dut.u_reg.u_main_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00518813495001009
tb.dut.u_reg.u_usb_meas_ctrl_en_cdc.u_arb.gen_wr_req.DstUpdateReqCheck_A 00249015369001009
tb.dut.u_usb_meas.u_calib_rdy_sync.gen_flops.gen_no_stable_chks.OutputDelay_A 0016793661616524371902412


Detail Report for Cover Sequences

Cover Sequences Uncovered:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C 00168944004000
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C 00168944004000
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C 00168944004000
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C 00168944004000
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C 00168944004000
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C 00168944004000

Cover Sequences All Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00168944004640564050
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00168944004298529850
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0016894400411888118880
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001689440049251092510755

Cover Sequences First Matches:
COVER SEQUENCESCATEGORYSEVERITYATTEMPTSALL MATCHESFIRST MATCHESINCOMPLETESRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C 00168944004640564050
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C 00168944004298529850
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C 0016894400411888118880
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C 001689440049251092510755

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%