Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_main_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
i_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_io_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
i_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_io_div2_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
i_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_io_div4_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
i_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_usb_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
i_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_io_div4_peri_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_clk_io_div4_peri_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_io_div2_peri_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_clk_io_div2_peri_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_io_peri_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_clk_io_peri_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_usb_peri_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_clk_usb_peri_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_main_aes_trans.u_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_main_hmac_trans.u_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_main_kmac_trans.u_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_clk_main_otbn_trans.u_cg.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_cg


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Line Coverage for Module : prim_generic_clock_gating
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Module : prim_generic_clock_gating
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T26,T1
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Module : prim_generic_clock_gating
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_main_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_main_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T1,T18
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_main_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_io_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_io_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T1,T18
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_io_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_io_div2_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_io_div2_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T1,T18
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_io_div2_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_io_div4_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_io_div4_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T1,T18
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_io_div4_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_usb_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_usb_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T1,T18
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_usb_root_ctrl.u_cg.i_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_io_div4_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_io_div4_peri_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T26,T1
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_io_div4_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_io_div2_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_io_div2_peri_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T26,T1
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_io_div2_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_io_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_io_peri_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T26,T1
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_io_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_usb_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_usb_peri_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT6,T7,T8
01CoveredT24,T26,T1
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT6,T7,T8
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_usb_peri_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_main_aes_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_main_aes_trans.u_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT25,T2,T21
01CoveredT2,T23,T3
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT25,T2,T21
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_main_aes_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_main_hmac_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_main_hmac_trans.u_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT25,T2,T21
01CoveredT2,T21,T23
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT25,T2,T21
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_main_hmac_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_main_kmac_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_main_kmac_trans.u_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT25,T2,T21
01CoveredT2,T21,T23
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT25,T2,T21
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_main_kmac_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

Line Coverage for Instance : tb.dut.u_clk_main_otbn_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS2222100.00
CONT_ASSIGN2611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
22 1 1
23 1 1
MISSING_ELSE
26 1 1


Cond Coverage for Instance : tb.dut.u_clk_main_otbn_trans.u_cg.gen_generic.u_impl_generic
TotalCoveredPercent
Conditions66100.00
Logical66100.00
Non-Logical00
Event00

 LINE       23
 EXPRESSION (en_i | test_en_i)
             --1-   ----2----
-1--2-StatusTests
00CoveredT25,T2,T21
01CoveredT2,T23,T3
10CoveredT6,T7,T8

 LINE       26
 EXPRESSION (en_latch & clk_i)
             ----1---   --2--
-1--2-StatusTests
01CoveredT25,T2,T21
10CoveredT6,T7,T8
11CoveredT6,T7,T8

Branch Coverage for Instance : tb.dut.u_clk_main_otbn_trans.u_cg.gen_generic.u_impl_generic
Line No.TotalCoveredPercent
Branches 2 2 100.00
IF 22 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv' or '../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 22 if ((!clk_i))

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T6,T7,T8

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%