Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : clkmgr_extclk_sva_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.clkmgr_extclk_sva_if 100.00 100.00 100.00 100.00



Module Instance : tb.dut.clkmgr_extclk_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.65 100.00 93.24 100.00 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : clkmgr_extclk_sva_if
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS3411100.00
ALWAYS4911100.00
ALWAYS6611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv' or '../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
49 1 1
66 1 1


Cond Coverage for Module : clkmgr_extclk_sva_if
TotalCoveredPercent
Conditions1919100.00
Logical1919100.00
Non-Logical00
Event00

 LINE       34
 EXPRESSION (lc_clk_byp_req_i == On)
            ------------1-----------
-1-StatusTests
0CoveredT1,T5,T18
1CoveredT1,T5,T18

 LINE       49
 EXPRESSION ((extclk_ctrl_sel == MuBi4True) && (lc_hw_debug_en_i == On))
             ---------------1--------------    ------------2-----------
-1--2-StatusTests
01CoveredT1,T5,T18
10CoveredT1,T5,T18
11CoveredT1,T18,T2

 LINE       49
 SUB-EXPRESSION (extclk_ctrl_sel == MuBi4True)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T5,T18
1CoveredT1,T5,T18

 LINE       49
 SUB-EXPRESSION (lc_hw_debug_en_i == On)
                ------------1-----------
-1-StatusTests
0CoveredT1,T5,T18
1CoveredT1,T5,T18

 LINE       66
 EXPRESSION ((extclk_ctrl_sel == MuBi4True) && (extclk_ctrl_hi_speed_sel == MuBi4True) && (lc_hw_debug_en_i == On))
             ---------------1--------------    -------------------2-------------------    ------------3-----------
-1--2--3-StatusTests
011CoveredT2,T3,T9
101CoveredT1,T18,T2
110CoveredT1,T5,T2
111CoveredT1,T18,T2

 LINE       66
 SUB-EXPRESSION (extclk_ctrl_sel == MuBi4True)
                ---------------1--------------
-1-StatusTests
0CoveredT4,T1,T5
1CoveredT1,T5,T18

 LINE       66
 SUB-EXPRESSION (extclk_ctrl_hi_speed_sel == MuBi4True)
                -------------------1-------------------
-1-StatusTests
0CoveredT4,T1,T5
1CoveredT4,T1,T5

 LINE       66
 SUB-EXPRESSION (lc_hw_debug_en_i == On)
                ------------1-----------
-1-StatusTests
0CoveredT4,T1,T5
1CoveredT1,T5,T18

Assert Coverage for Module : clkmgr_extclk_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 6 6 100.00 6 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 6 6 100.00 6 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AllClkBypReqFall_A 178441059 4396 0 0
AllClkBypReqRise_A 178441059 4396 0 0
HiSpeedSelFall_A 178441059 2649 0 0
HiSpeedSelRise_A 178441059 2649 0 0
IoClkBypReqFall_A 178441059 5430 0 0
IoClkBypReqRise_A 178441059 5430 0 0


AllClkBypReqFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 178441059 4396 0 0
T1 522209 4 0 0
T2 247751 49 0 0
T3 224706 17 0 0
T5 1976 0 0 0
T9 0 35 0 0
T10 0 44 0 0
T12 0 50 0 0
T13 0 19 0 0
T16 1499 0 0 0
T17 3485 0 0 0
T18 1771 3 0 0
T19 1178 0 0 0
T20 978 0 0 0
T21 33456 0 0 0
T42 0 2 0 0
T46 0 1 0 0

AllClkBypReqRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 178441059 4396 0 0
T1 522209 4 0 0
T2 247751 49 0 0
T3 224706 17 0 0
T5 1976 0 0 0
T9 0 35 0 0
T10 0 44 0 0
T12 0 50 0 0
T13 0 19 0 0
T16 1499 0 0 0
T17 3485 0 0 0
T18 1771 3 0 0
T19 1178 0 0 0
T20 978 0 0 0
T21 33456 0 0 0
T42 0 2 0 0
T46 0 1 0 0

HiSpeedSelFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 178441059 2649 0 0
T1 522209 2 0 0
T2 247751 30 0 0
T3 224706 8 0 0
T5 1976 0 0 0
T9 0 18 0 0
T10 0 33 0 0
T12 0 25 0 0
T13 0 13 0 0
T16 1499 0 0 0
T17 3485 0 0 0
T18 1771 2 0 0
T19 1178 0 0 0
T20 978 0 0 0
T21 33456 0 0 0
T42 0 1 0 0
T104 0 2 0 0

HiSpeedSelRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 178441059 2649 0 0
T1 522209 2 0 0
T2 247751 30 0 0
T3 224706 8 0 0
T5 1976 0 0 0
T9 0 18 0 0
T10 0 33 0 0
T12 0 25 0 0
T13 0 13 0 0
T16 1499 0 0 0
T17 3485 0 0 0
T18 1771 2 0 0
T19 1178 0 0 0
T20 978 0 0 0
T21 33456 0 0 0
T42 0 1 0 0
T104 0 2 0 0

IoClkBypReqFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 178441059 5430 0 0
T1 522209 7 0 0
T2 247751 59 0 0
T3 224706 25 0 0
T5 1976 4 0 0
T9 0 42 0 0
T10 0 50 0 0
T12 0 55 0 0
T13 0 24 0 0
T16 1499 0 0 0
T17 3485 0 0 0
T18 1771 4 0 0
T19 1178 0 0 0
T20 978 0 0 0
T21 33456 0 0 0
T42 0 11 0 0

IoClkBypReqRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 178441059 5430 0 0
T1 522209 7 0 0
T2 247751 59 0 0
T3 224706 25 0 0
T5 1976 4 0 0
T9 0 42 0 0
T10 0 50 0 0
T12 0 55 0 0
T13 0 24 0 0
T16 1499 0 0 0
T17 3485 0 0 0
T18 1771 4 0 0
T19 1178 0 0 0
T20 978 0 0 0
T21 33456 0 0 0
T42 0 11 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%