Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_onehot_check
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_onehot_check_0/rtl/prim_onehot_check.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_reg.u_prim_reg_we_check.u_prim_onehot_check 100.00 100.00



Module Instance : tb.dut.u_reg.u_prim_reg_we_check.u_prim_onehot_check

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_prim_reg_we_check


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Toggle Coverage for Module : prim_onehot_check
TotalCoveredPercent
Totals 5 5 100.00
Total Bits 46 46 100.00
Total Bits 0->1 23 23 100.00
Total Bits 1->0 23 23 100.00

Ports 5 5 100.00
Port Bits 46 46 100.00
Port Bits 0->1 23 23 100.00
Port Bits 1->0 23 23 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T6,T7,T1 Yes T6,T7,T1 INPUT
rst_ni Yes Yes T4,T5,T17 Yes T6,T7,T1 INPUT
oh_i[2:0] Yes Yes *T27,*T32,*T33 Yes T27,T32,T33 INPUT
oh_i[3] Unreachable Unreachable Unreachable INPUT
oh_i[7:4] Yes Yes *T55,*T43,*T56 Yes T55,T43,T56 INPUT
oh_i[8] Unreachable Unreachable Unreachable INPUT
oh_i[20:9] Yes Yes T1,*T4,*T5 Yes T1,T4,T5 INPUT
oh_i[21] Unreachable Unreachable Unreachable INPUT
addr_i[4:0] Unreachable Unreachable Unreachable INPUT
en_i Yes Yes T6,T7,T1 Yes T6,T7,T1 INPUT
err_o Yes Yes T55,T43,T56 Yes T55,T43,T56 OUTPUT

*Tests covering at least one bit in the range
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%