Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : clkmgr_extclk_sva_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.clkmgr_extclk_sva_if 100.00 100.00 100.00 100.00



Module Instance : tb.dut.clkmgr_extclk_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.65 100.00 93.24 100.00 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : clkmgr_extclk_sva_if
Line No.TotalCoveredPercent
TOTAL33100.00
ALWAYS3411100.00
ALWAYS4911100.00
ALWAYS6611100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv' or '../src/lowrisc_dv_clkmgr_sva_ifs_0.1/clkmgr_extclk_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
34 1 1
49 1 1
66 1 1


Cond Coverage for Module : clkmgr_extclk_sva_if
TotalCoveredPercent
Conditions1919100.00
Logical1919100.00
Non-Logical00
Event00

 LINE       34
 EXPRESSION (lc_clk_byp_req_i == On)
            ------------1-----------
-1-StatusTests
0CoveredT23,T1,T17
1CoveredT23,T1,T17

 LINE       49
 EXPRESSION ((extclk_ctrl_sel == MuBi4True) && (lc_hw_debug_en_i == On))
             ---------------1--------------    ------------2-----------
-1--2-StatusTests
01CoveredT23,T1,T17
10CoveredT23,T1,T17
11CoveredT23,T1,T19

 LINE       49
 SUB-EXPRESSION (extclk_ctrl_sel == MuBi4True)
                ---------------1--------------
-1-StatusTests
0CoveredT4,T23,T1
1CoveredT23,T1,T17

 LINE       49
 SUB-EXPRESSION (lc_hw_debug_en_i == On)
                ------------1-----------
-1-StatusTests
0CoveredT4,T23,T1
1CoveredT23,T1,T17

 LINE       66
 EXPRESSION ((extclk_ctrl_sel == MuBi4True) && (extclk_ctrl_hi_speed_sel == MuBi4True) && (lc_hw_debug_en_i == On))
             ---------------1--------------    -------------------2-------------------    ------------3-----------
-1--2--3-StatusTests
011CoveredT1,T17,T19
101CoveredT23,T1,T19
110CoveredT23,T1,T17
111CoveredT23,T1,T19

 LINE       66
 SUB-EXPRESSION (extclk_ctrl_sel == MuBi4True)
                ---------------1--------------
-1-StatusTests
0CoveredT4,T23,T1
1CoveredT23,T1,T17

 LINE       66
 SUB-EXPRESSION (extclk_ctrl_hi_speed_sel == MuBi4True)
                -------------------1-------------------
-1-StatusTests
0CoveredT4,T23,T1
1CoveredT23,T1,T17

 LINE       66
 SUB-EXPRESSION (lc_hw_debug_en_i == On)
                ------------1-----------
-1-StatusTests
0CoveredT4,T23,T1
1CoveredT23,T1,T17

Assert Coverage for Module : clkmgr_extclk_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 6 6 100.00 6 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 6 6 100.00 6 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AllClkBypReqFall_A 68725620 2363 0 0
AllClkBypReqRise_A 68725620 2363 0 0
HiSpeedSelFall_A 68725620 1430 0 0
HiSpeedSelRise_A 68725620 1430 0 0
IoClkBypReqFall_A 68725620 2966 0 0
IoClkBypReqRise_A 68725620 2966 0 0


AllClkBypReqFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 68725620 2363 0 0
T1 170080 30 0 0
T2 172186 0 0 0
T3 53372 0 0 0
T9 0 11 0 0
T10 0 16 0 0
T16 1467 0 0 0
T17 2493 0 0 0
T18 2490 0 0 0
T19 1512 4 0 0
T22 0 4 0 0
T23 2197 7 0 0
T24 1507 0 0 0
T25 1696 0 0 0
T98 0 1 0 0
T99 0 2 0 0
T100 0 5 0 0
T101 0 4 0 0

AllClkBypReqRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 68725620 2363 0 0
T1 170080 30 0 0
T2 172186 0 0 0
T3 53372 0 0 0
T9 0 11 0 0
T10 0 16 0 0
T16 1467 0 0 0
T17 2493 0 0 0
T18 2490 0 0 0
T19 1512 4 0 0
T22 0 4 0 0
T23 2197 7 0 0
T24 1507 0 0 0
T25 1696 0 0 0
T98 0 1 0 0
T99 0 2 0 0
T100 0 5 0 0
T101 0 4 0 0

HiSpeedSelFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 68725620 1430 0 0
T1 170080 17 0 0
T2 172186 0 0 0
T3 53372 0 0 0
T9 0 6 0 0
T10 0 11 0 0
T11 0 27 0 0
T16 1467 0 0 0
T17 2493 0 0 0
T18 2490 0 0 0
T19 1512 2 0 0
T22 0 1 0 0
T23 2197 5 0 0
T24 1507 0 0 0
T25 1696 0 0 0
T100 0 3 0 0
T101 0 4 0 0
T104 0 2 0 0

HiSpeedSelRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 68725620 1430 0 0
T1 170080 17 0 0
T2 172186 0 0 0
T3 53372 0 0 0
T9 0 6 0 0
T10 0 11 0 0
T11 0 27 0 0
T16 1467 0 0 0
T17 2493 0 0 0
T18 2490 0 0 0
T19 1512 2 0 0
T22 0 1 0 0
T23 2197 5 0 0
T24 1507 0 0 0
T25 1696 0 0 0
T100 0 3 0 0
T101 0 4 0 0
T104 0 2 0 0

IoClkBypReqFall_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 68725620 2966 0 0
T1 170080 33 0 0
T2 172186 0 0 0
T3 53372 0 0 0
T9 0 17 0 0
T10 0 31 0 0
T16 1467 0 0 0
T17 2493 9 0 0
T18 2490 0 0 0
T19 1512 6 0 0
T22 0 1 0 0
T23 2197 1 0 0
T24 1507 0 0 0
T25 1696 0 0 0
T98 0 1 0 0
T100 0 11 0 0
T101 0 3 0 0

IoClkBypReqRise_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 68725620 2966 0 0
T1 170080 33 0 0
T2 172186 0 0 0
T3 53372 0 0 0
T9 0 17 0 0
T10 0 31 0 0
T16 1467 0 0 0
T17 2493 9 0 0
T18 2490 0 0 0
T19 1512 6 0 0
T22 0 1 0 0
T23 2197 1 0 0
T24 1507 0 0 0
T25 1696 0 0 0
T98 0 1 0 0
T100 0 11 0 0
T101 0 3 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%