Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.u_region_cfg.u_lc_creator_seed_sw_rw_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_iso_part_sw_rd_en_sync.NumCopiesMustBeGreaterZero_A	0	0	1046	1046	0	0
tb.dut.u_region_cfg.u_lc_iso_part_sw_rd_en_sync.OutputsKnown_A	0	0	370089113	369279684	0	0
tb.dut.u_region_cfg.u_lc_iso_part_sw_rd_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_iso_part_sw_wr_en_sync.NumCopiesMustBeGreaterZero_A	0	0	1046	1046	0	0
tb.dut.u_region_cfg.u_lc_iso_part_sw_wr_en_sync.OutputsKnown_A	0	0	370089113	369279684	0	0
tb.dut.u_region_cfg.u_lc_iso_part_sw_wr_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_owner_seed_sw_rw_en_sync.NumCopiesMustBeGreaterZero_A	0	0	1046	1046	0	0
tb.dut.u_region_cfg.u_lc_owner_seed_sw_rw_en_sync.OutputsKnown_A	0	0	370089113	369279684	0	0
tb.dut.u_region_cfg.u_lc_owner_seed_sw_rw_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_sw_rd_fifo.DataKnown_A	0	0	375846199	42485307	0	0
tb.dut.u_sw_rd_fifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_sw_rd_fifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_sw_rd_fifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_sw_rd_fifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	42485307	0	0
tb.dut.u_tl_adapter_eflash.AddrOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.DataIntgOptions_A	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.ReqOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.SramDwHasByteGranularity_A	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.SramDwIsMultipleOfTlulWidth_A	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.TlOutKnownIfFifoKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.TlOutValidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.WdataOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.WeOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.WmaskOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.adapterNoReadOrWrite	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.gen_cmd_intg_check.u_cmd_intg_chk.PayLoadWidthCheck	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.gen_data_xor_addr_fifo.u_sramreqaddrfifo.DataKnown_A	0	0	375846199	32826464	0	0
tb.dut.u_tl_adapter_eflash.gen_data_xor_addr_fifo.u_sramreqaddrfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.gen_data_xor_addr_fifo.u_sramreqaddrfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.gen_data_xor_addr_fifo.u_sramreqaddrfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.gen_data_xor_addr_fifo.u_sramreqaddrfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	32826464	0	0
tb.dut.u_tl_adapter_eflash.rvalidHighReqFifoEmpty	0	0	375846199	4208714	0	0
tb.dut.u_tl_adapter_eflash.rvalidHighWhenRspFifoFull	0	0	375846199	4208714	0	0
tb.dut.u_tl_adapter_eflash.u_err.dataWidthOnly32_A	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.DataKnown_A	0	0	375846199	33940376	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	33940376	0	0
tb.dut.u_tl_adapter_eflash.u_rsp_gen.DataWidthCheck_A	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.u_rsp_gen.PayLoadWidthCheck	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.DataKnown_A	0	0	375846199	5319452	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	5319452	0	0
tb.dut.u_tl_adapter_eflash.u_sram_byte.SramReadbackAndIntg	0	0	1046	1046	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.DataKnown_A	0	0	375846199	32826464	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_adapter_eflash.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	32826464	0	0
tb.dut.u_tl_gate.u_err_en_sync.NumCopiesMustBeGreaterZero_A	0	0	1046	1046	0	0
tb.dut.u_tl_gate.u_err_en_sync.OutputsKnown_A	0	0	370089055	369279626	0	0
tb.dut.u_tl_gate.u_err_en_sync.gen_no_flops.OutputDelay_A	0	0	370089055	369279626	0	0
tb.dut.u_tl_gate.u_state_regs.AssertConnected_A	0	0	1046	1046	0	0
tb.dut.u_tl_gate.u_state_regs_A	0	0	375846199	375036770	0	0
tb.dut.u_tl_gate.u_tlul_err_resp.u_intg_gen.DataWidthCheck_A	0	0	1046	1046	0	0
tb.dut.u_tl_gate.u_tlul_err_resp.u_intg_gen.PayLoadWidthCheck	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.AddrOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.DataIntgOptions_A	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.ReqOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.SramDwHasByteGranularity_A	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.SramDwIsMultipleOfTlulWidth_A	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.TlOutKnownIfFifoKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.TlOutValidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.WdataOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.WeOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.WmaskOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.adapterNoReadOrWrite	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.u_err.dataWidthOnly32_A	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.DataKnown_A	0	0	375846199	2928691	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	2928691	0	0
tb.dut.u_to_prog_fifo.u_rsp_gen.DataWidthCheck_A	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.u_rsp_gen.PayLoadWidthCheck	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.u_rspfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_rspfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_rspfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_sram_byte.SramReadbackAndIntg	0	0	1046	1046	0	0
tb.dut.u_to_prog_fifo.u_sramreqfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_sramreqfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_prog_fifo.u_sramreqfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.AddrOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.DataIntgOptions_A	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.ReqOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.SramDwHasByteGranularity_A	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.SramDwIsMultipleOfTlulWidth_A	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.TlOutKnownIfFifoKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.TlOutValidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.WdataOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.WeOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.WmaskOutKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.adapterNoReadOrWrite	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.rvalidHighReqFifoEmpty	0	0	375846199	3263113	0	0
tb.dut.u_to_rd_fifo.rvalidHighWhenRspFifoFull	0	0	375183033	3256619	0	0
tb.dut.u_to_rd_fifo.u_err.dataWidthOnly32_A	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.DataKnown_A	0	0	375846199	4434095	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	4434095	0	0
tb.dut.u_to_rd_fifo.u_rsp_gen.DataWidthCheck_A	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.u_rsp_gen.PayLoadWidthCheck	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.DataKnown_A	0	0	375624832	4426782	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	4439618	0	0
tb.dut.u_to_rd_fifo.u_sram_byte.SramReadbackAndIntg	0	0	1046	1046	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.DataKnown_A	0	0	375846199	3263113	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.DepthKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.RvalidKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.WreadyKnown_A	0	0	375846199	375036770	0	0
tb.dut.u_to_rd_fifo.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	375846199	3263113	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_eflash.gen_flash_cores[0].u_core.u_rd.u_valid_random.RoundRobin_A	0	0	375846199	0	0	1041
tb.dut.u_eflash.gen_flash_cores[1].u_core.u_rd.u_valid_random.RoundRobin_A	0	0	375846199	0	0	1041
tb.dut.u_eflash.u_lc_nvm_debug_en_sync.gen_flops.OutputDelay_A	0	0	370089055	369247625	0	2733
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_calc.gen_input_bufs[0].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	375846199	0	0	1041
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_calc.gen_input_bufs[1].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	375846199	0	0	1041
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_op.gen_input_bufs[0].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	375846199	0	0	1041
tb.dut.u_eflash.u_scramble.u_prim_arbiter_tree_op.gen_input_bufs[1].gen_rr_arbiter.u_arb.RoundRobin_A	0	0	375846199	0	0	1041
tb.dut.u_flash_hw_if.DisableChk_A	0	0	363788118	5881228	0	45
tb.dut.u_flash_hw_if.u_sync_rma_req.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_lc_escalation_en_sync.gen_flops.OutputDelay_A	0	0	370069182	369227887	0	2583
tb.dut.u_lc_seed_hw_rd_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_creator_seed_sw_rw_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_iso_part_sw_rd_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_iso_part_sw_wr_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733
tb.dut.u_region_cfg.u_lc_owner_seed_sw_rw_en_sync.gen_flops.OutputDelay_A	0	0	370089113	369247668	0	2733

---

Detail Report for Cover Sequences

Cover Sequences Uncovered:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	377944637	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	377944637	0	0	0
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	377944637	0	0	0

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	377944637	84666	84666	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	377944637	19	19	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	377944637	11	11	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	377944637	6	6	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	377944637	14123	14123	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	377944637	512379	512379	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	377944637	19115951	19115951	1236

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	377944637	84666	84666	0
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	377944637	19	19	0
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	377944637	11	11	0
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	377944637	6	6	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	377944637	14123	14123	0
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C	0	0	377944637	512379	512379	0
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	377944637	19115951	19115951	1236