Go
back
LINE 790
EXPRESSION ((data_valid_o & (muxed_err | intg_err | (((|buf_rsp_match)) & buf_rsp_err))) | arb_err_i)
--------------------------------------1------------------------------------- ----2----
-1- | -2- | Status | Tests |
0 | 0 | Covered | T1,T2,T3 |
0 | 1 | Not Covered | |
1 | 0 | Covered | T6,T24,T131 |
LINE 790
SUB-EXPRESSION (data_valid_o & (muxed_err | intg_err | (((|buf_rsp_match)) & buf_rsp_err)))
------1----- -----------------------------2-----------------------------
-1- | -2- | Status | Tests |
0 | 1 | Covered | T5,T6,T26 |
1 | 0 | Covered | T1,T4,T5 |
1 | 1 | Covered | T6,T24,T131 |
LINE 790
SUB-EXPRESSION (muxed_err | intg_err | (((|buf_rsp_match)) & buf_rsp_err))
----1---- ----2--- -----------------3----------------
-1- | -2- | -3- | Status | Tests |
0 | 0 | 0 | Covered | T1,T2,T3 |
0 | 0 | 1 | Covered | T205 |
0 | 1 | 0 | Covered | T5,T6,T26 |
1 | 0 | 0 | Covered | T6,T131,T202 |
LINE 790
SUB-EXPRESSION (((|buf_rsp_match)) & buf_rsp_err)
---------1-------- -----2-----
-1- | -2- | Status | Tests |
0 | 1 | Not Covered | |
1 | 0 | Covered | T1,T5,T6 |
1 | 1 | Covered | T205,T203 |
LINE 794
EXPRESSION (data_valid_o & intg_err)
------1----- ----2---
-1- | -2- | Status | Tests |
0 | 1 | Covered | T5,T6,T26 |
1 | 0 | Covered | T1,T4,T5 |
1 | 1 | Covered | T6,T24,T131 |