Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_reg_core.u_chk.u_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 u_chk


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_tl_adapter_eflash.gen_cmd_intg_check.u_cmd_intg_chk.u_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 gen_cmd_intg_check.u_cmd_intg_chk


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_chk.u_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 u_chk


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_secded_inv_64_57_dec
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 232 232 100.00
Total Bits 0->1 116 116 100.00
Total Bits 1->0 116 116 100.00

Ports 4 4 100.00
Port Bits 232 232 100.00
Port Bits 0->1 116 116 100.00
Port Bits 1->0 116 116 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[42:0] Yes Yes *T1,*T2,*T3 Yes T1,T2,T3 INPUT
data_i[56:43] Unreachable Unreachable Unreachable INPUT
data_i[63:57] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
data_o[56:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
syndrome_o[6:0] Yes Yes T1,T2,T3 Yes T1,T2,T4 OUTPUT
err_o[1:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_reg_core.u_chk.u_chk
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 232 232 100.00
Total Bits 0->1 116 116 100.00
Total Bits 1->0 116 116 100.00

Ports 4 4 100.00
Port Bits 232 232 100.00
Port Bits 0->1 116 116 100.00
Port Bits 1->0 116 116 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[42:0] Yes Yes *T1,*T2,*T3 Yes T1,T2,T3 INPUT
data_i[56:43] Unreachable Unreachable Unreachable INPUT
data_i[63:57] Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
data_o[56:0] Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
syndrome_o[6:0] Yes Yes T1,T2,T30 Yes T1,T2,T30 OUTPUT
err_o[1:0] Yes Yes T1,T2,T30 Yes T1,T2,T30 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_tl_adapter_eflash.gen_cmd_intg_check.u_cmd_intg_chk.u_chk
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 232 232 100.00
Total Bits 0->1 116 116 100.00
Total Bits 1->0 116 116 100.00

Ports 4 4 100.00
Port Bits 232 232 100.00
Port Bits 0->1 116 116 100.00
Port Bits 1->0 116 116 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[42:0] Yes Yes *T1,*T3,*T6 Yes T1,T3,T6 INPUT
data_i[56:43] Unreachable Unreachable Unreachable INPUT
data_i[63:57] Yes Yes T1,T3,T6 Yes T1,T3,T6 INPUT
data_o[56:0] Yes Yes T1,T3,T6 Yes T1,T3,T6 OUTPUT
syndrome_o[6:0] Yes Yes T1,T39,T40 Yes T1,T14,T25 OUTPUT
err_o[1:0] Yes Yes T1,T3,T6 Yes T1,T3,T6 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_chk.u_chk
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 232 232 100.00
Total Bits 0->1 116 116 100.00
Total Bits 1->0 116 116 100.00

Ports 4 4 100.00
Port Bits 232 232 100.00
Port Bits 0->1 116 116 100.00
Port Bits 1->0 116 116 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[42:0] Yes Yes *T3,*T4,*T39 Yes T4,T15,T87 INPUT
data_i[56:43] Unreachable Unreachable Unreachable INPUT
data_i[63:57] Yes Yes T3,T4,T25 Yes T3,T4,T51 INPUT
data_o[56:0] Yes Yes T3,T4,T39 Yes T4,T15,T87 OUTPUT
syndrome_o[6:0] Yes Yes T3,T4,T24 Yes T4,T39,T136 OUTPUT
err_o[1:0] Yes Yes T3,T4,T39 Yes T3,T4,T15 OUTPUT

*Tests covering at least one bit in the range
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%