Unified Coverage Report :: Module :: prim_secded_inv_39_32_dec

Module : prim_secded_inv_39_32_dec

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_secded_0.1/rtl/prim_secded_inv_39_32_dec.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_eflash.gen_flash_cores[1].u_core.gen_prog_data.u_prog.u_data_intg_chk.u_data_chk	95.00			95.00
tb.dut.u_reg_core.u_chk.u_tlul_data_integ_dec.u_data_chk	100.00			100.00
tb.dut.u_flash_hw_if.u_data_intg_chk.u_data_chk	100.00			100.00
tb.dut.u_tl_adapter_eflash.gen_cmd_intg_check.u_cmd_intg_chk.u_tlul_data_integ_dec.u_data_chk	100.00			100.00
tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_chk.u_tlul_data_integ_dec.u_data_chk	100.00			100.00
tb.dut.u_eflash.gen_flash_cores[0].u_core.gen_prog_data.u_prog.u_data_intg_chk.u_data_chk	100.00			100.00

---

Module Instance : tb.dut.u_eflash.gen_flash_cores[1].u_core.gen_prog_data.u_prog.u_data_intg_chk.u_data_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.00			95.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.00			95.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00						u_data_intg_chk

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_reg_core.u_chk.u_tlul_data_integ_dec.u_data_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00						u_tlul_data_integ_dec

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_flash_hw_if.u_data_intg_chk.u_data_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00						u_data_intg_chk

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_tl_adapter_eflash.gen_cmd_intg_check.u_cmd_intg_chk.u_tlul_data_integ_dec.u_data_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00						u_tlul_data_integ_dec

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_chk.u_tlul_data_integ_dec.u_data_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00						u_tlul_data_integ_dec

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_eflash.gen_flash_cores[0].u_core.gen_prog_data.u_prog.u_data_intg_chk.u_data_chk

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00						u_data_intg_chk

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Toggle Coverage for Module : prim_secded_inv_39_32_dec

	Total	Covered	Percent
Totals	4	4	100.00
Total Bits	160	160	100.00
Total Bits 0->1	80	80	100.00
Total Bits 1->0	80	80	100.00

Ports	4	4	100.00
Port Bits	160	160	100.00
Port Bits 0->1	80	80	100.00
Port Bits 1->0	80	80	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
data_o[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
syndrome_o[6:0]	Yes	Yes	T4,T5,T6	Yes	T2,T4,T5	OUTPUT
err_o[1:0]	Yes	Yes	T2,T4,T5	Yes	T4,T5,T7	OUTPUT

Toggle Coverage for Instance : tb.dut.u_eflash.gen_flash_cores[1].u_core.gen_prog_data.u_prog.u_data_intg_chk.u_data_chk

	Total	Covered	Percent
Totals	4	2	50.00
Total Bits	160	152	95.00
Total Bits 0->1	80	76	95.00
Total Bits 1->0	80	76	95.00

Ports	4	2	50.00
Port Bits	160	152	95.00
Port Bits 0->1	80	76	95.00
Port Bits 1->0	80	76	95.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T1,T2,T4	Yes	T1,T2,T4	INPUT
data_o[31:0]	Yes	Yes	T1,T2,T4	Yes	T1,T2,T4	OUTPUT
syndrome_o[0]	No	No		No		OUTPUT
syndrome_o[1]	Yes	Yes	*T1,*T2,*T4	Yes	T1,T2,T4	OUTPUT
syndrome_o[2]	No	No		No		OUTPUT
syndrome_o[3]	Yes	Yes	*T1,*T2,*T4	Yes	T1,T2,T4	OUTPUT
syndrome_o[4]	No	No		No		OUTPUT
syndrome_o[6:5]	Yes	Yes	T1,T2,T4	Yes	T1,T2,T4	OUTPUT
err_o[0]	Yes	Yes	*T1,*T2,*T4	Yes	T1,T2,T4	OUTPUT
err_o[1]	No	No		No		OUTPUT

*Tests covering at least one bit in the range

Toggle Coverage for Instance : tb.dut.u_reg_core.u_chk.u_tlul_data_integ_dec.u_data_chk

	Total	Covered	Percent
Totals	4	4	100.00
Total Bits	160	160	100.00
Total Bits 0->1	80	80	100.00
Total Bits 1->0	80	80	100.00

Ports	4	4	100.00
Port Bits	160	160	100.00
Port Bits 0->1	80	80	100.00
Port Bits 1->0	80	80	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
data_o[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
syndrome_o[6:0]	Yes	Yes	T4,T5,T38	Yes	T4,T5,T38	OUTPUT
err_o[1:0]	Yes	Yes	T4,T5,T38	Yes	T4,T5,T38	OUTPUT

Toggle Coverage for Instance : tb.dut.u_flash_hw_if.u_data_intg_chk.u_data_chk

	Total	Covered	Percent
Totals	4	4	100.00
Total Bits	160	160	100.00
Total Bits 0->1	80	80	100.00
Total Bits 1->0	80	80	100.00

Ports	4	4	100.00
Port Bits	160	160	100.00
Port Bits 0->1	80	80	100.00
Port Bits 1->0	80	80	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
data_o[31:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
syndrome_o[6:0]	Yes	Yes	T115,T167,T275	Yes	T115,T167,T275	OUTPUT
err_o[1:0]	Yes	Yes	T167,T168,T276	Yes	T167,T168,T276	OUTPUT

Toggle Coverage for Instance : tb.dut.u_tl_adapter_eflash.gen_cmd_intg_check.u_cmd_intg_chk.u_tlul_data_integ_dec.u_data_chk

	Total	Covered	Percent
Totals	4	4	100.00
Total Bits	160	160	100.00
Total Bits 0->1	80	80	100.00
Total Bits 1->0	80	80	100.00

Ports	4	4	100.00
Port Bits	160	160	100.00
Port Bits 0->1	80	80	100.00
Port Bits 1->0	80	80	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T6,T11,T42	Yes	T2,T6,T11	INPUT
data_o[31:0]	Yes	Yes	T6,T11,T42	Yes	T2,T6,T11	OUTPUT
syndrome_o[6:0]	Yes	Yes	T6,T11,T42	Yes	T2,T6,T11	OUTPUT
err_o[1:0]	Yes	Yes	T2,T3,T4	Yes	T4,T5,T7	OUTPUT

Toggle Coverage for Instance : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic.u_reg_top.u_chk.u_tlul_data_integ_dec.u_data_chk

	Total	Covered	Percent
Totals	4	4	100.00
Total Bits	160	160	100.00
Total Bits 0->1	80	80	100.00
Total Bits 1->0	80	80	100.00

Ports	4	4	100.00
Port Bits	160	160	100.00
Port Bits 0->1	80	80	100.00
Port Bits 1->0	80	80	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T12,T13,T102	Yes	T4,T12,T13	INPUT
data_o[31:0]	Yes	Yes	T12,T13,T102	Yes	T4,T12,T13	OUTPUT
syndrome_o[6:0]	Yes	Yes	T4,T12,T13	Yes	T12,T13,T54	OUTPUT
err_o[1:0]	Yes	Yes	T4,T12,T13	Yes	T4,T21,T12	OUTPUT

Toggle Coverage for Instance : tb.dut.u_eflash.gen_flash_cores[0].u_core.gen_prog_data.u_prog.u_data_intg_chk.u_data_chk

	Total	Covered	Percent
Totals	4	4	100.00
Total Bits	160	160	100.00
Total Bits 0->1	80	80	100.00
Total Bits 1->0	80	80	100.00

Ports	4	4	100.00
Port Bits	160	160	100.00
Port Bits 0->1	80	80	100.00
Port Bits 1->0	80	80	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
data_i[38:0]	Yes	Yes	T1,T2,T4	Yes	T1,T2,T4	INPUT
data_o[31:0]	Yes	Yes	T1,T2,T4	Yes	T1,T2,T4	OUTPUT
syndrome_o[6:0]	Yes	Yes	T171,T214,T271	Yes	T171,T214,T271	OUTPUT
err_o[1:0]	Yes	Yes	T1,T2,T4	Yes	T1,T2,T4	OUTPUT