Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.95 93.81 96.18 95.63 92.36 97.10 96.34 93.21


Total tests in report: 1308
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
71.31 71.31 89.00 89.00 79.63 79.63 60.51 60.51 53.94 53.94 84.18 84.18 89.84 89.84 42.10 42.10 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.2270050730
74.34 3.03 90.40 1.41 84.12 4.50 67.00 6.49 54.89 0.95 88.90 4.72 90.32 0.47 44.75 2.64 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.4071267078
76.79 2.45 90.83 0.43 87.83 3.70 69.53 2.53 55.13 0.24 90.47 1.57 90.93 0.61 52.82 8.08 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all_with_rand_reset.3798114811
78.40 1.61 90.83 0.00 88.35 0.52 74.66 5.14 55.13 0.00 90.66 0.19 91.13 0.20 58.04 5.22 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.1031948736
79.76 1.36 91.04 0.21 88.97 0.62 75.25 0.58 58.23 3.10 91.14 0.48 91.13 0.00 62.54 4.50 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.3978149521
80.88 1.12 91.42 0.38 89.54 0.57 78.10 2.85 59.43 1.19 91.81 0.67 91.27 0.14 64.62 2.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.2890973682
81.87 0.99 91.42 0.00 90.04 0.50 81.02 2.92 59.43 0.00 91.95 0.14 91.27 0.00 67.98 3.36 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.881292046
82.83 0.96 91.47 0.05 91.16 1.12 83.92 2.90 61.58 2.15 92.04 0.10 91.27 0.00 68.41 0.43 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.3031922788
83.72 0.89 91.66 0.20 91.35 0.20 84.03 0.11 66.35 4.77 92.42 0.38 91.54 0.27 68.69 0.29 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_init_fail.3387446703
84.57 0.85 91.92 0.26 92.05 0.70 84.49 0.46 66.35 0.00 94.28 1.86 93.84 2.30 69.05 0.36 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_sec_cm.381681329
85.39 0.82 92.00 0.08 92.67 0.62 86.08 1.59 68.02 1.67 94.52 0.24 93.84 0.00 70.62 1.57 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.1233469289
86.17 0.77 92.15 0.15 92.67 0.00 86.54 0.46 70.88 2.86 94.81 0.29 93.84 0.00 72.27 1.64 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3722507429
86.81 0.65 92.15 0.00 93.09 0.42 87.44 0.90 70.88 0.00 95.09 0.29 93.84 0.00 75.20 2.93 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.2565007376
87.36 0.55 92.17 0.02 93.37 0.27 88.81 1.37 71.36 0.48 95.24 0.14 93.84 0.00 76.77 1.57 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.2733338626
87.78 0.42 92.17 0.00 93.37 0.00 89.26 0.45 73.03 1.67 95.24 0.00 93.84 0.00 77.56 0.79 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all.2679703096
88.17 0.39 92.25 0.08 93.44 0.07 89.70 0.43 74.46 1.43 95.38 0.14 93.84 0.00 78.13 0.57 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.1634201323
88.53 0.35 92.35 0.10 93.47 0.02 90.01 0.32 75.42 0.95 95.47 0.10 93.97 0.14 78.98 0.86 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.1926911802
88.83 0.31 92.35 0.00 93.76 0.30 90.50 0.49 75.42 0.00 95.47 0.00 93.97 0.00 80.34 1.36 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.1088206800
89.13 0.30 92.36 0.02 93.96 0.20 90.50 0.00 75.42 0.00 95.52 0.05 93.97 0.00 82.20 1.86 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.3701957299
89.43 0.30 92.46 0.10 94.06 0.10 90.66 0.16 76.85 1.43 95.76 0.24 94.04 0.07 82.20 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.1177844354
89.70 0.26 92.50 0.03 94.19 0.12 90.75 0.08 77.09 0.24 95.81 0.05 94.85 0.81 82.70 0.50 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all_with_rand_reset.1473406474
89.95 0.25 92.50 0.00 94.19 0.00 90.86 0.11 78.28 1.19 95.81 0.00 94.85 0.00 83.13 0.43 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all.1550605238
90.17 0.23 92.58 0.08 94.19 0.00 91.19 0.33 79.00 0.72 95.86 0.05 94.85 0.00 83.56 0.43 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all_with_rand_reset.3624540679
90.39 0.21 92.63 0.05 94.19 0.00 91.74 0.55 79.71 0.72 95.90 0.05 94.85 0.00 83.70 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.18110349
90.59 0.20 92.63 0.00 94.19 0.00 92.39 0.65 79.71 0.00 95.90 0.00 94.85 0.00 84.49 0.79 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.2611692697
90.80 0.20 92.67 0.05 94.19 0.00 92.65 0.26 80.43 0.72 95.95 0.05 94.92 0.07 84.77 0.29 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.4235405209
91.00 0.20 92.79 0.11 94.29 0.10 92.65 0.00 81.38 0.95 96.19 0.24 94.92 0.00 84.77 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/203.otp_ctrl_init_fail.1678443196
91.19 0.19 92.97 0.18 94.66 0.37 92.79 0.15 81.38 0.00 96.19 0.00 94.92 0.00 85.42 0.64 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.2813144771
91.37 0.18 93.02 0.05 94.68 0.02 92.91 0.11 82.34 0.95 96.24 0.05 94.92 0.00 85.49 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.1605115617
91.55 0.18 93.02 0.00 94.88 0.20 92.96 0.05 83.05 0.72 96.24 0.00 94.92 0.00 85.78 0.29 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.3608916143
91.73 0.18 93.02 0.00 94.96 0.07 92.96 0.00 83.05 0.00 96.24 0.00 95.87 0.95 85.99 0.21 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_rw.4218486881
91.89 0.16 93.07 0.05 94.98 0.02 93.18 0.22 83.77 0.72 96.28 0.05 95.87 0.00 86.06 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_init_fail.3157625897
92.03 0.14 93.07 0.00 95.03 0.05 93.52 0.34 83.77 0.00 96.28 0.00 95.87 0.00 86.63 0.57 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.4078616638
92.15 0.13 93.07 0.00 95.03 0.00 93.52 0.00 84.01 0.24 96.28 0.00 95.87 0.00 87.28 0.64 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all_with_rand_reset.2930553455
92.28 0.13 93.07 0.00 95.03 0.00 93.69 0.16 84.01 0.00 96.28 0.00 95.87 0.00 87.99 0.71 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.3376246435
92.40 0.12 93.12 0.05 95.08 0.05 93.71 0.03 84.49 0.48 96.38 0.10 95.94 0.07 88.06 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_init_fail.2958878023
92.51 0.12 93.12 0.00 95.13 0.05 94.20 0.48 84.49 0.00 96.38 0.00 95.94 0.00 88.35 0.29 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.3396997335
92.63 0.11 93.15 0.03 95.13 0.00 94.20 0.00 85.20 0.72 96.43 0.05 95.94 0.00 88.35 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_init_fail.1162340875
92.74 0.11 93.15 0.00 95.18 0.05 94.42 0.22 85.20 0.00 96.43 0.00 95.94 0.00 88.85 0.50 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.930785956
92.84 0.10 93.20 0.05 95.20 0.02 94.42 0.00 85.68 0.48 96.52 0.10 95.94 0.00 88.92 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_init_fail.3311241563
92.94 0.10 93.25 0.05 95.23 0.02 94.44 0.02 86.16 0.48 96.57 0.05 95.94 0.00 88.99 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.1122950886
93.04 0.10 93.30 0.05 95.25 0.02 94.44 0.00 86.63 0.48 96.62 0.05 95.94 0.00 89.06 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_init_fail.1501471571
93.13 0.10 93.35 0.05 95.28 0.02 94.44 0.00 87.11 0.48 96.67 0.05 95.94 0.00 89.14 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_init_fail.2585827268
93.22 0.09 93.38 0.03 95.28 0.00 94.44 0.00 87.59 0.48 96.71 0.05 95.94 0.00 89.21 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.3932944805
93.31 0.09 93.38 0.00 95.28 0.00 94.54 0.09 87.83 0.24 96.71 0.00 95.94 0.00 89.49 0.29 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.2103703825
93.40 0.09 93.43 0.05 95.28 0.00 94.57 0.03 88.31 0.48 96.76 0.05 95.94 0.00 89.49 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_check_fail.2763968287
93.47 0.07 93.48 0.05 95.28 0.00 94.61 0.04 88.54 0.24 96.81 0.05 96.01 0.07 89.56 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.3547541556
93.54 0.07 93.48 0.00 95.28 0.00 94.61 0.00 88.54 0.00 96.81 0.00 96.01 0.00 90.06 0.50 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_stress_all_with_rand_reset.844516383
93.61 0.07 93.48 0.00 95.28 0.00 94.61 0.00 89.02 0.48 96.81 0.00 96.01 0.00 90.06 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_esc.3997892703
93.67 0.06 93.48 0.00 95.28 0.00 94.61 0.00 89.26 0.24 96.81 0.00 96.01 0.00 90.28 0.21 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_parallel_lc_esc.4143235174
93.73 0.05 93.48 0.00 95.28 0.00 94.61 0.01 89.50 0.24 96.81 0.00 96.01 0.00 90.42 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all.4290550508
93.78 0.05 93.48 0.00 95.28 0.00 94.75 0.14 89.50 0.00 96.81 0.00 96.01 0.00 90.64 0.21 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.3228645319
93.83 0.05 93.48 0.00 95.28 0.00 94.75 0.00 89.50 0.00 96.81 0.00 96.21 0.20 90.78 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.3752006372
93.88 0.05 93.48 0.00 95.28 0.00 94.94 0.19 89.50 0.00 96.81 0.00 96.21 0.00 90.92 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.1940082662
93.92 0.05 93.51 0.03 95.28 0.00 94.94 0.00 89.74 0.24 96.86 0.05 96.21 0.00 90.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_init_fail.599284408
93.97 0.04 93.51 0.00 95.28 0.00 94.94 0.00 89.98 0.24 96.86 0.00 96.21 0.00 90.99 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_parallel_lc_esc.616256002
94.01 0.04 93.51 0.00 95.28 0.00 94.94 0.00 90.21 0.24 96.86 0.00 96.21 0.00 91.07 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_parallel_lc_esc.267776289
94.05 0.04 93.51 0.00 95.28 0.00 94.94 0.00 90.45 0.24 96.86 0.00 96.21 0.00 91.14 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_stress_all_with_rand_reset.3053039113
94.10 0.04 93.51 0.00 95.33 0.05 94.95 0.01 90.69 0.24 96.86 0.00 96.21 0.00 91.14 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_esc.549203633
94.14 0.04 93.51 0.00 95.38 0.05 94.98 0.03 90.69 0.00 96.86 0.00 96.21 0.00 91.35 0.21 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.1155399043
94.18 0.04 93.51 0.00 95.38 0.00 94.98 0.00 90.69 0.00 96.86 0.00 96.21 0.00 91.64 0.29 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.1124941785
94.22 0.04 93.51 0.00 95.38 0.00 95.01 0.03 90.93 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/280.otp_ctrl_init_fail.2219255592
94.26 0.04 93.51 0.00 95.38 0.00 95.03 0.02 91.17 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_check_fail.2858166367
94.29 0.03 93.51 0.00 95.38 0.00 95.03 0.00 91.41 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_parallel_lc_esc.479114987
94.32 0.03 93.51 0.00 95.38 0.00 95.03 0.00 91.65 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.3342748011
94.36 0.03 93.51 0.00 95.38 0.00 95.03 0.00 91.89 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_init_fail.195213091
94.39 0.03 93.51 0.00 95.38 0.00 95.03 0.00 92.12 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_parallel_lc_esc.3876495404
94.43 0.03 93.51 0.00 95.38 0.00 95.03 0.00 92.36 0.24 96.86 0.00 96.21 0.00 91.64 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_parallel_lc_esc.2249145795
94.46 0.03 93.51 0.00 95.38 0.00 95.04 0.01 92.36 0.00 96.86 0.00 96.21 0.00 91.85 0.21 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_regwen.2001074725
94.49 0.03 93.51 0.00 95.38 0.00 95.04 0.00 92.36 0.00 96.86 0.00 96.21 0.00 92.07 0.21 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.2173131146
94.52 0.03 93.51 0.00 95.45 0.07 95.09 0.05 92.36 0.00 96.86 0.00 96.21 0.00 92.14 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.3207747588
94.54 0.03 93.51 0.00 95.45 0.00 95.13 0.04 92.36 0.00 96.86 0.00 96.21 0.00 92.28 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.1959923606
94.57 0.03 93.51 0.00 95.45 0.00 95.17 0.04 92.36 0.00 96.86 0.00 96.21 0.00 92.42 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.3416290204
94.59 0.02 93.56 0.05 95.45 0.00 95.17 0.00 92.36 0.00 96.90 0.05 96.21 0.00 92.49 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.2610507495
94.61 0.02 93.56 0.00 95.45 0.00 95.17 0.00 92.36 0.00 96.90 0.00 96.21 0.00 92.64 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.694884344
94.63 0.02 93.56 0.00 95.45 0.00 95.17 0.00 92.36 0.00 96.90 0.00 96.21 0.00 92.78 0.14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.2175582542
94.65 0.02 93.56 0.00 95.45 0.00 95.17 0.00 92.36 0.00 96.90 0.00 96.28 0.07 92.85 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.1777335799
94.67 0.02 93.56 0.00 95.45 0.00 95.22 0.04 92.36 0.00 96.90 0.00 96.28 0.00 92.92 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.89355856
94.69 0.01 93.61 0.05 95.45 0.00 95.22 0.01 92.36 0.00 96.95 0.05 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_check_fail.2183102704
94.70 0.01 93.66 0.05 95.45 0.00 95.22 0.00 92.36 0.00 97.00 0.05 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.3335461575
94.71 0.01 93.66 0.00 95.45 0.00 95.32 0.09 92.36 0.00 97.00 0.00 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.1553810183
94.73 0.01 93.66 0.00 95.45 0.00 95.41 0.09 92.36 0.00 97.00 0.00 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_init_fail.3401727167
94.74 0.01 93.69 0.03 95.45 0.00 95.41 0.00 92.36 0.00 97.05 0.05 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.740112136
94.75 0.01 93.72 0.03 95.45 0.00 95.41 0.00 92.36 0.00 97.09 0.05 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_init_fail.1201070665
94.76 0.01 93.75 0.03 95.45 0.00 95.41 0.00 92.36 0.00 97.14 0.05 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.3143839393
94.77 0.01 93.79 0.03 95.45 0.00 95.41 0.00 92.36 0.00 97.19 0.05 96.28 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_init_fail.1687696806
94.78 0.01 93.79 0.00 95.45 0.00 95.42 0.01 92.36 0.00 97.19 0.00 96.28 0.00 92.99 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_macro_errs.3021793713
94.79 0.01 93.79 0.00 95.45 0.00 95.42 0.01 92.36 0.00 97.19 0.00 96.28 0.00 93.07 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all.3583688412
94.80 0.01 93.79 0.00 95.45 0.00 95.43 0.01 92.36 0.00 97.19 0.00 96.28 0.00 93.14 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.2373980634
94.82 0.01 93.79 0.00 95.45 0.00 95.43 0.00 92.36 0.00 97.19 0.00 96.28 0.00 93.21 0.07 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.4065881713
94.82 0.01 93.79 0.00 95.45 0.00 95.43 0.00 92.36 0.00 97.19 0.00 96.34 0.07 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.3052219894
94.83 0.01 93.79 0.00 95.45 0.00 95.49 0.06 92.36 0.00 97.19 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.221827008
94.84 0.01 93.79 0.00 95.45 0.00 95.49 0.00 92.36 0.00 97.24 0.05 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.1969350193
94.85 0.01 93.79 0.00 95.48 0.02 95.50 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.3179479157
94.85 0.01 93.79 0.00 95.50 0.02 95.52 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all.1752054002
94.86 0.01 93.79 0.00 95.53 0.02 95.52 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all_with_rand_reset.3210184882
94.86 0.01 93.79 0.00 95.55 0.02 95.52 0.00 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.1537382487
94.86 0.01 93.79 0.00 95.58 0.02 95.52 0.00 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/297.otp_ctrl_init_fail.3648563125
94.87 0.01 93.79 0.00 95.58 0.00 95.54 0.02 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.370798380
94.87 0.01 93.79 0.00 95.58 0.00 95.56 0.02 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/249.otp_ctrl_init_fail.2552179320
94.87 0.01 93.79 0.00 95.58 0.00 95.58 0.02 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1603733106
94.87 0.01 93.79 0.00 95.58 0.00 95.59 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.2009398717
94.87 0.01 93.79 0.00 95.58 0.00 95.61 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/220.otp_ctrl_init_fail.2843766323
94.88 0.01 93.79 0.00 95.58 0.00 95.62 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_init_fail.2598422702
94.88 0.01 93.79 0.00 95.58 0.00 95.63 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_init_fail.3935275247
94.88 0.01 93.79 0.00 95.58 0.00 95.63 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.2729300279
94.88 0.01 93.79 0.00 95.58 0.00 95.63 0.01 92.36 0.00 97.24 0.00 96.34 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.957056165

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.360007460
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.2540241196
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.1203199990
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_intr_test.2997463465
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.1459900578
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_walk.1954070209
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_errors.2551567814
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.1896638908
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.4277748822
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.1004404516
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_rw.2712417382
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_intr_test.704660369
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.824497311
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_walk.2164884362
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.1930362844
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_errors.3407020848
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.3769616687
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_rw.1148014215
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_intr_test.570449647
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.4001447530
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_errors.1434363562
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.1006665294
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.1701326709
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_rw.4139968257
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_intr_test.2219991431
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.644843551
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_errors.3964128467
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.881155705
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.4249414044
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_rw.834079503
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_intr_test.2466188515
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.1117694031
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_errors.4010871992
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.1235368883
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.3532119633
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_rw.3815305254
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_intr_test.3127481150
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.2710403129
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_errors.408508403
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.3125439645
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.338698061
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_rw.1934212606
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_intr_test.1896576796
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.2934691553
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_errors.2932451465
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.633150476
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.1164328869
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_rw.2542247379
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_intr_test.3862569698
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.158167722
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_errors.3285719935
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.1135762360
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_rw.529385328
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_intr_test.1189220474
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.2048291304
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_errors.1869253483
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.710341378
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_rw.62926057
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_intr_test.322614771
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.998607177
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_errors.2260657293
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.4007426196
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_rw.3261893465
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_intr_test.1097330569
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.334338923
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_errors.1502507236
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.2544319343
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.1920191836
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_rw.4284988325
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_intr_test.3726377566
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.527187199
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_errors.2746543276
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.2859750270
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.3615175703
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.1250357855
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.1891007617
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.861215300
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_rw.3265189107
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_intr_test.3566720347
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.1934495406
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_walk.1458646250
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.2359716983
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_errors.752919507
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.1069080036
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/20.otp_ctrl_intr_test.3670709437
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/21.otp_ctrl_intr_test.1976350051
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/22.otp_ctrl_intr_test.928247729
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/23.otp_ctrl_intr_test.3620632541
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/24.otp_ctrl_intr_test.2167897404
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/25.otp_ctrl_intr_test.1050277792
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/26.otp_ctrl_intr_test.2126226074
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/27.otp_ctrl_intr_test.3464753072
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/28.otp_ctrl_intr_test.2494556336
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/29.otp_ctrl_intr_test.1756896323
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.1983866764
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.194449423
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.1060102612
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.2034794323
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_rw.85516229
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_intr_test.3485381506
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.172009410
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_walk.637015566
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.3854362149
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_errors.970337664
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.4089659995
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/30.otp_ctrl_intr_test.2202184883
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/31.otp_ctrl_intr_test.2606415366
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/32.otp_ctrl_intr_test.3639269410
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/33.otp_ctrl_intr_test.1376220062
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/34.otp_ctrl_intr_test.447804503
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/35.otp_ctrl_intr_test.3607412163
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/36.otp_ctrl_intr_test.1262204074
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/37.otp_ctrl_intr_test.2128468599
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/38.otp_ctrl_intr_test.1557786336
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/39.otp_ctrl_intr_test.2618346458
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.367153269
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.1145029227
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.1582091845
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.2264126504
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_rw.941193924
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_intr_test.1114650363
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.727243862
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_walk.745877467
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2843178334
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_errors.215645072
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.4092508724
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/40.otp_ctrl_intr_test.539961878
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/41.otp_ctrl_intr_test.1716490702
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/42.otp_ctrl_intr_test.2964932510
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/43.otp_ctrl_intr_test.3421871874
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/44.otp_ctrl_intr_test.1951308305
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/45.otp_ctrl_intr_test.797105528
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/46.otp_ctrl_intr_test.54800144
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/47.otp_ctrl_intr_test.17986280
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/48.otp_ctrl_intr_test.1338110483
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/49.otp_ctrl_intr_test.3828813029
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.2525830637
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_rw.1510223506
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_intr_test.2434487142
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.4003220556
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_errors.2539541819
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.2428396428
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2409942153
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2544845396
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_intr_test.2954496
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.2104961080
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_errors.742151258
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.3990999834
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.3467359405
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_rw.3014650772
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_intr_test.3561328991
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.3342558151
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_errors.3850863492
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.1392680848
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.1247415383
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_rw.2160283913
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_intr_test.4162027687
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.3307198433
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_errors.4116064911
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.636110717
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.4245439593
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_rw.2516558926
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_intr_test.2965167700
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.151393571
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_errors.3746514650
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.658533531
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.3637789923
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.3104002700
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.1620129189
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.1139588427
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.2428501486
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.1980172683
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_sec_cm.4158976165
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.2992290140
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.2847497950
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.407297697
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.3102079431
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.3566228583
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.607193096
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.2802850572
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.3230113256
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.1843210642
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.3036633705
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.1859131742
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.186756451
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.1406748921
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.2706287873
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.1586537001
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.1264177310
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.2706062589
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.1794904153
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.3325573458
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_init_fail.3359385847
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_parallel_lc_esc.4033971492
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_init_fail.2506162035
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_parallel_lc_esc.3532744127
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_init_fail.3389727085
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_parallel_lc_esc.879473115
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_init_fail.1950632608
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_init_fail.1432349989
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_parallel_lc_esc.2003543584
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_init_fail.223496994
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_parallel_lc_esc.460129602
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_init_fail.3459107792
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_init_fail.2514887568
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_parallel_lc_esc.4140530303
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_init_fail.4065586807
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_parallel_lc_esc.3356455568
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_init_fail.2536613963
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_parallel_lc_esc.2178864587
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.520398746
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.4237161201
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.618280318
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.1878604577
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.3278199194
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.3132526715
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.4126603769
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.4200996392
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.1383490031
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_parallel_lc_esc.1070633413
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_init_fail.1966923400
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_parallel_lc_esc.2798163174
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_init_fail.544411992
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_parallel_lc_esc.3484528141
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_init_fail.1549060178
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_parallel_lc_esc.3195965595
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_init_fail.421166595
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_parallel_lc_esc.3616270985
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_init_fail.1865413371
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_parallel_lc_esc.4074416612
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_init_fail.2124268928
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_parallel_lc_esc.462820703
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_init_fail.1171809447
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_parallel_lc_esc.3200185552
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_init_fail.3792859753
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_init_fail.505100547
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_parallel_lc_esc.1819082664
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.3147738069
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.2295906877
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.1474913123
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.2061755681
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.1324754852
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.1113611690
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.1563532247
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.627088904
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.1114292844
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.4015051289
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.3119943070
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all_with_rand_reset.282027871
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.1440278090
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_init_fail.258021944
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_parallel_lc_esc.1609899223
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_init_fail.760522243
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_parallel_lc_esc.2688636042
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_init_fail.2588325496
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_parallel_lc_esc.115181907
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_init_fail.3874448664
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_parallel_lc_esc.2980300283
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_init_fail.3997403369
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_parallel_lc_esc.3507511864
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_init_fail.1999962769
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_parallel_lc_esc.1357835218
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_init_fail.164758784
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_parallel_lc_esc.2530462321
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_parallel_lc_esc.1932266599
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_init_fail.3034323859
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_parallel_lc_esc.3154173761
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_init_fail.2142452284
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_parallel_lc_esc.343234559
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.1763935228
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.1953440799
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.3580601229
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.1070307631
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.1917486414
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.4019419547
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.805726705
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.1413523913
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.330658807
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.3055765161
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all.292085126
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all_with_rand_reset.4043897392
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.1171241146
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_init_fail.634919350
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_parallel_lc_esc.4294470900
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_init_fail.1711490024
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_parallel_lc_esc.31811417
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_init_fail.1656895613
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_parallel_lc_esc.1614812805
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_init_fail.1018329588
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_parallel_lc_esc.1472103959
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_init_fail.1744757095
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_parallel_lc_esc.2700045461
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_init_fail.3601723975
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_parallel_lc_esc.1013700576
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_init_fail.390846795
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_parallel_lc_esc.3684460066
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_init_fail.2336349937
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_parallel_lc_esc.3744473727
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_init_fail.3367780690
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_parallel_lc_esc.3572321894
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_init_fail.2832142423
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_parallel_lc_esc.2114098252
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.848714047
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.1437577478
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.3277704097
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.791956789
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.1841492387
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.92572958
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.1242015795
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.21028771
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.730727344
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.3530801549
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all.2202037692
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all_with_rand_reset.3760965678
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.3728094043
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_init_fail.2290051477
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_parallel_lc_esc.922701322
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_init_fail.223522229
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_parallel_lc_esc.3695402083
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_init_fail.3698627742
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_parallel_lc_esc.1774600987
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_init_fail.723519789
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_parallel_lc_esc.3616273200
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_parallel_lc_esc.1584836770
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_init_fail.908851372
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_parallel_lc_esc.2749720491
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_init_fail.2322775726
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_parallel_lc_esc.2000813076
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_init_fail.1738062468
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_parallel_lc_esc.1804007406
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_init_fail.65995588
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_parallel_lc_esc.31718199
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_init_fail.896535932
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_parallel_lc_esc.2324625862
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.783319417
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.3319428854
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.945287009
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.40655594
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.2167844337
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.211906527
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.3977150017
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.2004558704
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.3781027918
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.1464981703
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.1697332893
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.409996386
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_init_fail.22374098
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_parallel_lc_esc.1610099599
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_init_fail.4239991167
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_parallel_lc_esc.3877333550
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_init_fail.4093474492
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_parallel_lc_esc.1464191331
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_init_fail.978718722
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_parallel_lc_esc.2380712894
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_init_fail.101429033
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_parallel_lc_esc.2880591211
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_init_fail.577162976
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_parallel_lc_esc.4148100479
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_init_fail.2873477748
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_parallel_lc_esc.136654705
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_init_fail.4274234319
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_parallel_lc_esc.2576016884
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_init_fail.919294373
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_parallel_lc_esc.642438767
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_parallel_lc_esc.2677010698
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.3325352447
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.162803299
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.1526669753
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.3821167000
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.2086304480
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.2751796817
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.1669650095
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.1895417742
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.3125573712
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.700338395
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.162101571
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all.560950772
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.968760564
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_init_fail.4107509961
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_parallel_lc_esc.1010160413
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_init_fail.801603093
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_parallel_lc_esc.3079285672
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_init_fail.223186257
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_parallel_lc_esc.4151004304
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_init_fail.4129238430
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_parallel_lc_esc.3846801152
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_parallel_lc_esc.2213486112
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_init_fail.997948719
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_parallel_lc_esc.3144315510
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_init_fail.3159455461
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_parallel_lc_esc.1306095366
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_init_fail.2095016312
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_parallel_lc_esc.733682325
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_init_fail.1271334159
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_parallel_lc_esc.952236674
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_init_fail.2146705343
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_parallel_lc_esc.2301947311
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.4097115569
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.1076820564
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_errs.484780585
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.877229689
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.3823397222
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.2278309507
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.1010047875
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.411047855
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.456574439
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.333293633
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all.3788161425
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all_with_rand_reset.4189707221
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.4016405650
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_init_fail.1283479545
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_parallel_lc_esc.2320780088
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_init_fail.1041760687
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_parallel_lc_esc.170814489
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_init_fail.387851197
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_parallel_lc_esc.1772834400
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_parallel_lc_esc.3072433165
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_init_fail.2091100095
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_parallel_lc_esc.673048546
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_init_fail.2425395360
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_parallel_lc_esc.1629392638
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_init_fail.3546102225
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_parallel_lc_esc.115985453
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_init_fail.1311856373
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_parallel_lc_esc.1461880302
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_parallel_lc_esc.3462337583
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_init_fail.4075426363
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_parallel_lc_esc.1942284100
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.3458235844
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.1929234674
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_errs.3982137118
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.724367023
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.3912472596
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.1840181105
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.3360971534
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.1353011887
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.406983280
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.566761575
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.2894846117
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all.547466990
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all_with_rand_reset.1195470164
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.2260517786
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_init_fail.1920654721
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_parallel_lc_esc.3556285327
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_init_fail.534211431
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_parallel_lc_esc.1685394513
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_init_fail.370778812
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_parallel_lc_esc.4157494492
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_init_fail.2371395078
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_parallel_lc_esc.2166211370
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_init_fail.1088722672
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_parallel_lc_esc.1933207801
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_init_fail.3491567781
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_parallel_lc_esc.1251320949
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_init_fail.3425004578
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_parallel_lc_esc.1697517261
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_init_fail.578106733
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_parallel_lc_esc.3162038831
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_init_fail.3631369607
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_parallel_lc_esc.2112513459
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_init_fail.1073304837
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_parallel_lc_esc.2790449023
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.635417706
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_check_fail.944419546
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_errs.1506134797
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.1236739178
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.708934650
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_macro_errs.322166871
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_key_req.3752908070
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.4009235441
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_req.2504457780
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_regwen.3014977167
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.1912248812
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all.83542241
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_test_access.3445735202
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_parallel_lc_esc.1288239913
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_init_fail.3285741098
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_parallel_lc_esc.3261935374
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_init_fail.2037549955
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_parallel_lc_esc.2198885539
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_init_fail.2557156163
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_parallel_lc_esc.3493856217
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_init_fail.1047696414
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_parallel_lc_esc.617501640
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_init_fail.2841852536
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_parallel_lc_esc.1435707433
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_init_fail.1624663142
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_parallel_lc_esc.297754656
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_init_fail.1101856909
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_parallel_lc_esc.3455428285
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_init_fail.1006923566
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_parallel_lc_esc.2027852284
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_init_fail.4066042750
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_parallel_lc_esc.4062251354
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.2613588100
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.2037091762
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.2852946069
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.3470874493
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.1237855078
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.788423419
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.2113755280
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.756514936
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.2059124001
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.107555606
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.3837470813
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_alert_test.1749709782
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_check_fail.3287268792
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_errs.220434223
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_lock.1400585488
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_init_fail.3863177186
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_macro_errs.2500502278
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_key_req.1364336104
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_esc.3888446448
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_req.1039590020
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_regwen.3195390709
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_smoke.1803195316
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_test_access.1397756186
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/200.otp_ctrl_init_fail.56847010
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/201.otp_ctrl_init_fail.4016900885
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/202.otp_ctrl_init_fail.3097469428
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/204.otp_ctrl_init_fail.1348653713
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/205.otp_ctrl_init_fail.3031890432
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/206.otp_ctrl_init_fail.2760269502
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/207.otp_ctrl_init_fail.2188161363
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/208.otp_ctrl_init_fail.2630507209
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/209.otp_ctrl_init_fail.2121730437
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_alert_test.1422749764
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_check_fail.3534591175
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_errs.1983197758
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_lock.1866788675
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_init_fail.3551699844
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_key_req.3023093405
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_esc.709589779
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_req.2548404682
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_smoke.617816081
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_test_access.515514419
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/210.otp_ctrl_init_fail.346626492
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/211.otp_ctrl_init_fail.2160837678
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/212.otp_ctrl_init_fail.3788602357
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/213.otp_ctrl_init_fail.1857092585
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/214.otp_ctrl_init_fail.2968667108
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/215.otp_ctrl_init_fail.2559535938
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/216.otp_ctrl_init_fail.1979729732
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/217.otp_ctrl_init_fail.1036607729
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/218.otp_ctrl_init_fail.3474308735
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/219.otp_ctrl_init_fail.3709228600
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_alert_test.1577051112
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_check_fail.2634445144
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_errs.2541048275
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_lock.90284110
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_macro_errs.3922126865
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_key_req.2185505291
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_esc.1941563748
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_req.3472015935
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_regwen.1814492282
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_smoke.778024669
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all_with_rand_reset.2659865055
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_test_access.4276913431
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/221.otp_ctrl_init_fail.3712188576
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/222.otp_ctrl_init_fail.3253097468
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/223.otp_ctrl_init_fail.3932239914
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/224.otp_ctrl_init_fail.2070887924
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/225.otp_ctrl_init_fail.1912740921
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/226.otp_ctrl_init_fail.890723627
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/227.otp_ctrl_init_fail.140030520
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/228.otp_ctrl_init_fail.2869558863
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/229.otp_ctrl_init_fail.2436407913
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_alert_test.1392357651
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_check_fail.849525971
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_errs.2756502239
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_lock.2877227837
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_init_fail.468594252
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_macro_errs.1676669251
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_key_req.3995728405
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_esc.3997665850
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_req.4032478665
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_regwen.2417183400
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_smoke.2896180583
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all.3603664188
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.1864148672
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_test_access.252261328
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/230.otp_ctrl_init_fail.4159173588
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/231.otp_ctrl_init_fail.3965093440
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/232.otp_ctrl_init_fail.1737890376
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/233.otp_ctrl_init_fail.2643850754
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/234.otp_ctrl_init_fail.3559518106
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/235.otp_ctrl_init_fail.399710511
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/236.otp_ctrl_init_fail.67329843
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/237.otp_ctrl_init_fail.3693164692
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/238.otp_ctrl_init_fail.1893154291
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/239.otp_ctrl_init_fail.849270864
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_alert_test.2032991066
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_errs.8540718
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_lock.1091287719
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_init_fail.2215315398
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_macro_errs.4264285144
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_key_req.897517516
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_req.1144057649
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_regwen.773959509
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_smoke.214638893
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all.4210867024
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all_with_rand_reset.1655783055
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_test_access.2225011838
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/240.otp_ctrl_init_fail.575633422
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/241.otp_ctrl_init_fail.1109954502
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/242.otp_ctrl_init_fail.1459951312
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/243.otp_ctrl_init_fail.2196907683
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/244.otp_ctrl_init_fail.1830685751
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/245.otp_ctrl_init_fail.2484543023
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/246.otp_ctrl_init_fail.24255249
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/247.otp_ctrl_init_fail.4268397464
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/248.otp_ctrl_init_fail.745392008
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_alert_test.1671615257
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_errs.2587636660
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_lock.4041064311
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_macro_errs.2015528920
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_key_req.3608182564
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_esc.1878996270
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_req.3619340218
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_regwen.2331746377
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_smoke.3437264768
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all.2437093178
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_test_access.3949044792
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/250.otp_ctrl_init_fail.2577943307
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/251.otp_ctrl_init_fail.3579723651
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/252.otp_ctrl_init_fail.2790103497
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/253.otp_ctrl_init_fail.2993534449
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/254.otp_ctrl_init_fail.3158640233
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/255.otp_ctrl_init_fail.903465954
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/256.otp_ctrl_init_fail.866492617
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/257.otp_ctrl_init_fail.280322341
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/258.otp_ctrl_init_fail.1066333825
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/259.otp_ctrl_init_fail.1334767146
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_alert_test.3242846174
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_check_fail.567779833
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_errs.1551707578
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_lock.210299273
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_init_fail.38570979
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_macro_errs.3014255646
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_key_req.710304159
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_esc.4256817120
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_req.3914051592
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_regwen.4152964225
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_smoke.1180445243
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all.2884565107
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all_with_rand_reset.3278819451
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_test_access.2347043906
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/260.otp_ctrl_init_fail.3802515280
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/261.otp_ctrl_init_fail.2743740492
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/262.otp_ctrl_init_fail.2141705844
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/263.otp_ctrl_init_fail.3294699852
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/264.otp_ctrl_init_fail.2734228566
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/265.otp_ctrl_init_fail.2471096572
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/266.otp_ctrl_init_fail.157156403
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/267.otp_ctrl_init_fail.649200735
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/268.otp_ctrl_init_fail.1696525400
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/269.otp_ctrl_init_fail.825227305
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_alert_test.350311574
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_errs.1408407164
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_lock.2161591745
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_init_fail.3357526884
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_macro_errs.351614704
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_key_req.612496963
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_esc.3095208516
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_req.3940838388
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_regwen.2432565653
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_smoke.2403802509
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all.1142429820
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.4148539532
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_test_access.1732801353
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/270.otp_ctrl_init_fail.3988741563
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/271.otp_ctrl_init_fail.3805418508
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/272.otp_ctrl_init_fail.3327326485
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/273.otp_ctrl_init_fail.3448039917
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/274.otp_ctrl_init_fail.2583747119
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/275.otp_ctrl_init_fail.3491274215
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/276.otp_ctrl_init_fail.3979134942
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/277.otp_ctrl_init_fail.2147679070
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/278.otp_ctrl_init_fail.3388303760
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/279.otp_ctrl_init_fail.1041473648
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_alert_test.3741568204
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_check_fail.1215609690
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_errs.3486945436
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_lock.1681894564
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_init_fail.1787796711
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_macro_errs.1858624010
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_key_req.2700092102
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_esc.4215965880
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_req.3160919749
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_regwen.191642306
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_smoke.3121715640
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all.3766854858
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all_with_rand_reset.946528227
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_test_access.1095769193
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/281.otp_ctrl_init_fail.1876149544
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/282.otp_ctrl_init_fail.2489153316
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/283.otp_ctrl_init_fail.1114943749
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/284.otp_ctrl_init_fail.3309026294
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/285.otp_ctrl_init_fail.3346785606
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/286.otp_ctrl_init_fail.4290714954
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/287.otp_ctrl_init_fail.2053837633
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/288.otp_ctrl_init_fail.460318292
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/289.otp_ctrl_init_fail.3450852505
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_alert_test.3981757373
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_check_fail.3083813489
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_errs.2794128154
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_lock.860956096
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_init_fail.431568032
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_macro_errs.809638082
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_key_req.2257148082
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_esc.2937658453
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_req.2988435425
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_regwen.349821439
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_smoke.1235077164
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all.986979236
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_test_access.1728780315
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/290.otp_ctrl_init_fail.2566469954
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/291.otp_ctrl_init_fail.3433249361
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/292.otp_ctrl_init_fail.2242727738
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/293.otp_ctrl_init_fail.1451766958
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/294.otp_ctrl_init_fail.4260899835
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/295.otp_ctrl_init_fail.790624450
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/296.otp_ctrl_init_fail.327952347
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/298.otp_ctrl_init_fail.2921595447
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/299.otp_ctrl_init_fail.3822044890
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.3734805248
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.2721229130
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.3265298044
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.3529368887
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.1387205838
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.48740187
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.4246420609
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_sec_cm.3892260160
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2953530368
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.1658885928
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_alert_test.2268685350
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_check_fail.2078752166
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_errs.2096988980
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_lock.2318734930
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_init_fail.1307754451
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_macro_errs.4114841771
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_key_req.2551539589
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_esc.2056281839
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_req.3141533610
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_regwen.4241525535
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_smoke.3899183489
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_stress_all.3651019592
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_test_access.937993644
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_alert_test.3594224557
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_check_fail.3857445689
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_errs.3482732017
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_lock.3234541823
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_init_fail.2149835598
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_macro_errs.1478257913
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_key_req.532053919
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_esc.2228995813
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_req.79623153
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_regwen.2068622312
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_smoke.230257581
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all.340766649
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all_with_rand_reset.3402816008
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_test_access.3386478459
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_alert_test.2179890491
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_check_fail.2190990415
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_errs.1492021235
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_lock.383079291
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_macro_errs.4051591717
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_key_req.4242950896
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_esc.1517528145
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_req.1769915887
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_regwen.473281374
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_smoke.4023720608
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all.1438174356
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_test_access.1072617271
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_alert_test.2646620257
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_check_fail.534169903
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_errs.1538729126
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_lock.3461380499
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_init_fail.2495659671
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_macro_errs.755318607
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_key_req.3864973870
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_req.1157603857
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_regwen.4027408640
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_smoke.637309407
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all.3829781378
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all_with_rand_reset.959652238
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_test_access.2650872386
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_alert_test.520456733
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_check_fail.1663391498
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_errs.2987257448
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_lock.3518411796
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_init_fail.214145340
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_macro_errs.1025868828
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_key_req.1458337338
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_esc.1649682099
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_req.1569145087
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_regwen.3971156885
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_smoke.1856984264
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all.1786131318
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all_with_rand_reset.4243330346
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_test_access.326365620
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_alert_test.3122634158
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_check_fail.17743952
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_errs.936139791
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_lock.2756911950
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_init_fail.2451035805
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_macro_errs.4077691992
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_key_req.875284547
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_esc.3953090735
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_req.1885310256
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_regwen.979045238
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_smoke.1010214941
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all.581067222
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all_with_rand_reset.3648619233
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_test_access.1042954286
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_alert_test.1540054480
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_check_fail.185326452
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_errs.3819274519
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_lock.1707811082
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_init_fail.3105489910
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_macro_errs.1440661781
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_key_req.1780014004
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_esc.1145893711
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_req.1288565455
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_regwen.3695463282
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_smoke.3613964827
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all.3184831732
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all_with_rand_reset.1216152201
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_test_access.2570242851
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_alert_test.2701407579
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_check_fail.3489559297
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_errs.155976456
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_lock.203239130
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_init_fail.2361462628
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_macro_errs.2176589312
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_key_req.2266884783
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_esc.4154003916
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_req.1386365029
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_regwen.4169246574
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_smoke.254684588
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all.398043746
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_test_access.4053580193
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_alert_test.3708863616
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_check_fail.1367597622
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_errs.439522171
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_lock.186523020
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_init_fail.733467225
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_macro_errs.2688549744
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_key_req.3037838737
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_esc.3609866209
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_req.2075428799
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_regwen.1688981874
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_smoke.3737343036
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_stress_all.2308341365
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_test_access.328194131
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_alert_test.2008320050
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_check_fail.2821623856
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_errs.1403698828
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_lock.2631906165
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_init_fail.1301020124
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_macro_errs.3115883069
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_key_req.3108634070
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_esc.3148246209
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_req.1833123361
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_regwen.136903091
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_smoke.1877353397
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all.3728009826
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all_with_rand_reset.827625570
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_test_access.1575767715
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.2325326390
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.1311029824
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.1022456466
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.3951955317
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.2729857038
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.1788514829
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.3303053499
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.1073239580
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.1109697323
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.1515237716
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.1624900607
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_sec_cm.1749623660
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.1665484229
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all.1210624504
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.927962566
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_alert_test.3990413132
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_check_fail.2225846458
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_errs.2842981386
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_lock.4001625254
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_init_fail.2097955000
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_macro_errs.2069335476
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_key_req.1629568163
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_esc.3503918810
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_req.2774221411
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_regwen.1556576531
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_smoke.2295710203
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all.2865295050
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all_with_rand_reset.4052421805
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_test_access.2676410855
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_alert_test.525126856
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_check_fail.2971111569
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_errs.1020541800
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_lock.4044031497
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_macro_errs.3165895393
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_key_req.2588325744
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_esc.792998269
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_req.1995136837
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_regwen.3948366327
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_smoke.3799173057
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all.4178195469
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all_with_rand_reset.1576575269
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_test_access.564679063
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_alert_test.794263330
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_check_fail.3370485195
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_errs.4025151038
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_lock.198655905
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_macro_errs.14180851
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_key_req.1971197503
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_esc.1764894224
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_req.2701246250
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_regwen.1642282970
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_smoke.2537328802
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all.1135958274
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all_with_rand_reset.309098940
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_test_access.2645700489
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_alert_test.8715582
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_check_fail.2769258108
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_errs.1923575381
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_lock.4069450882
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_init_fail.3418515953
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_macro_errs.3943393310
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_key_req.4210663454
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_esc.2825930979
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_req.3581560891
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_regwen.90677872
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_smoke.1269416986
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all.1894069015
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all_with_rand_reset.3185943518
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_test_access.2598337740
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_alert_test.3029215413
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_check_fail.2981073798
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_errs.3452113664
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_lock.2893312890
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_init_fail.1558319692
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_macro_errs.2672860159
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_key_req.670625782
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_esc.1330201079
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_req.1345764744
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_regwen.3286498890
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_smoke.573073112
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all.1116636543
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_test_access.760977673
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_alert_test.1800901145
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_check_fail.1092566479
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_errs.957443301
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_lock.450671068
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_init_fail.4285473711
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_macro_errs.3402796301
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_key_req.3638539132
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_esc.3507293899
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_req.3888134102
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_regwen.1215256349
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_smoke.1690270557
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all.2960716969
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all_with_rand_reset.427425548
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_test_access.4278962224
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_alert_test.2945498807
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_check_fail.1487233251
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_errs.4275526133
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_lock.764630365
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_init_fail.3548065901
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_macro_errs.2981352947
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_key_req.1936340279
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_esc.1198211428
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_req.254167289
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_regwen.1046607495
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_smoke.3137675950
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all.4077557630
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all_with_rand_reset.3461564642
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_test_access.4228658502
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_alert_test.3269582648
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_check_fail.2722773013
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_errs.1538831030
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_lock.3459412582
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_init_fail.3331614688
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_macro_errs.2653547145
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_key_req.2635598803
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_esc.1776726643
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_req.2503029941
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_regwen.2043777106
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_smoke.3038683589
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all.767851543
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_test_access.1491225669
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_alert_test.1661329157
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_check_fail.1393526914
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_errs.3177168953
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_lock.3562291625
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_init_fail.3788223202
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_macro_errs.401340110
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_key_req.1980646123
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_esc.901207199
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_req.3549052263
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_regwen.1888786192
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_smoke.181060857
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all.2280347821
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_test_access.1930270862
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_alert_test.4054728497
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_check_fail.1502974607
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_errs.3997835741
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_lock.1751033221
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_init_fail.3788789350
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_macro_errs.31038016
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_key_req.1536006408
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_esc.3445101035
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_req.956133248
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_regwen.930792642
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_smoke.340906273
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all.2394181393
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_test_access.2982081576
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.3351085569
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.592996312
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.2309821299
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.3431017699
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.3495060294
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.431805638
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.1978279346
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.1532750954
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_init_fail.1262686074
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_parallel_lc_esc.3863353490
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_stress_all_with_rand_reset.3121407107
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_init_fail.3899529100
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_parallel_lc_esc.1776908525
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_stress_all_with_rand_reset.1970049188
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_init_fail.1541030101
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_parallel_lc_esc.1424161869
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_init_fail.1624866429
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_parallel_lc_esc.467488423
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.726136120
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_init_fail.4105470140
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_parallel_lc_esc.1414495807
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_stress_all_with_rand_reset.76450854
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_init_fail.1490592023
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_parallel_lc_esc.1207912236
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_init_fail.1999764832
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_parallel_lc_esc.2062303650
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_init_fail.48182908
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_parallel_lc_esc.3162349268
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_stress_all_with_rand_reset.916925985
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_init_fail.1548311569
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_parallel_lc_esc.4066035501
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_stress_all_with_rand_reset.3201175920
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_init_fail.3659785477
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_parallel_lc_esc.989027407
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_stress_all_with_rand_reset.672134692
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.1092748593
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.2019918091
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.3020023966
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.3365070381
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.2211306297
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.1250351096
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.1663666276
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.911940806
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.348486314
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.1450912467
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.2567480551
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_init_fail.1830511854
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_parallel_lc_esc.954530763
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_init_fail.463323964
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_parallel_lc_esc.1804188994
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_stress_all_with_rand_reset.3409075269
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_init_fail.174539486
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_parallel_lc_esc.2103156460
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_stress_all_with_rand_reset.148768059
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_init_fail.3160772998
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_parallel_lc_esc.2003943679
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_stress_all_with_rand_reset.3280644324
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_init_fail.1070931634
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_parallel_lc_esc.603959179
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_stress_all_with_rand_reset.3473458325
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_init_fail.965298092
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_parallel_lc_esc.3292203265
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_stress_all_with_rand_reset.2748974437
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_init_fail.3398050676
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_stress_all_with_rand_reset.932563735
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_init_fail.1569210508
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_parallel_lc_esc.2066829537
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_stress_all_with_rand_reset.2935775459
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_init_fail.3150157372
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_parallel_lc_esc.3039375220
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_init_fail.1616812807
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_parallel_lc_esc.1176442078
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_stress_all_with_rand_reset.148730847
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.1367970109
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.3828037674
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.3082167734
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.2151523667
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.2093224174
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.397840630
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.2833355420
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.1179593162
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.2730310157
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.737914889
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all.3070504404
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all_with_rand_reset.3636031081
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.958485304
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_init_fail.1387581672
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_parallel_lc_esc.1858897732
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_init_fail.3565782179
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_parallel_lc_esc.2236513861
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_init_fail.3192355216
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_parallel_lc_esc.3942072815
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_stress_all_with_rand_reset.1034532861
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_init_fail.600475025
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_parallel_lc_esc.1809111919
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_init_fail.1063937540
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_init_fail.2408186726
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_parallel_lc_esc.3403585425
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.729719212
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_init_fail.3127191679
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_parallel_lc_esc.3335368283
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_init_fail.526113401
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_parallel_lc_esc.2333647562
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_init_fail.1542120861
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_stress_all_with_rand_reset.997388086
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_init_fail.1301032022
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_parallel_lc_esc.1286084732
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.376853357
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.2823249604
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.921616664
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.3450972744
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.4088991133
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.2731384572
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.1548129088
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.3894777463
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.2802222091
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.4049601415
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.1760440596
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.2137270414
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.4044124934
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_init_fail.1218129087
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_parallel_lc_esc.3909323613
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_stress_all_with_rand_reset.353940625
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_init_fail.2940835845
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_parallel_lc_esc.3050112058
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.3185178944
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_init_fail.1315112801
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_parallel_lc_esc.3007801607
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_init_fail.1370805129
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_parallel_lc_esc.3147744228
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_stress_all_with_rand_reset.1671205180
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_init_fail.2301684149
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_parallel_lc_esc.2692762448
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_init_fail.1879402485
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_parallel_lc_esc.2020965968
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_stress_all_with_rand_reset.1225353169
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_init_fail.1200619984
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_parallel_lc_esc.1023002609
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_stress_all_with_rand_reset.4139492202
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_init_fail.4007967908
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_parallel_lc_esc.2374866621
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_init_fail.2161147359
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_parallel_lc_esc.1939608632
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_init_fail.641457691
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_parallel_lc_esc.286210057
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.17957105
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.2376152727
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.1267965137
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.1934799114
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.3725362837
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.2120996649
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.4126426928
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.1017587437
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.3890122658
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.60801449
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all_with_rand_reset.3820651473
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.2179598745
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_init_fail.356203035
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_parallel_lc_esc.2631314018
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_stress_all_with_rand_reset.2765570084
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_init_fail.2027397148
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_parallel_lc_esc.1011094642
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_stress_all_with_rand_reset.3830909355
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_init_fail.2774231428
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_parallel_lc_esc.519313331
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_init_fail.335623523
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_parallel_lc_esc.858608283
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_stress_all_with_rand_reset.2544354688
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_init_fail.527194629
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_parallel_lc_esc.754274023
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_stress_all_with_rand_reset.3028500151
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_parallel_lc_esc.488109719
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_init_fail.35933765
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_parallel_lc_esc.1557495132
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_init_fail.1424213087
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_parallel_lc_esc.2988340634
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_stress_all_with_rand_reset.191649817
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_init_fail.1666765907
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_parallel_lc_esc.581055772
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_stress_all_with_rand_reset.1570340523
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_init_fail.754280162
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_parallel_lc_esc.210543335
/workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_stress_all_with_rand_reset.689428140



Total test records in report: 1308
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.1969350193 Aug 27 03:02:53 PM UTC 24 Aug 27 03:02:55 PM UTC 24 199087496 ps
T2 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.1605115617 Aug 27 03:02:56 PM UTC 24 Aug 27 03:03:00 PM UTC 24 183434372 ps
T3 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.2992290140 Aug 27 03:02:53 PM UTC 24 Aug 27 03:03:01 PM UTC 24 834328954 ps
T5 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.1620129189 Aug 27 03:02:55 PM UTC 24 Aug 27 03:03:05 PM UTC 24 7335651259 ps
T4 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.2428501486 Aug 27 03:03:01 PM UTC 24 Aug 27 03:03:08 PM UTC 24 2740516138 ps
T11 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.1980172683 Aug 27 03:02:54 PM UTC 24 Aug 27 03:03:09 PM UTC 24 610274172 ps
T6 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.1940082662 Aug 27 03:02:58 PM UTC 24 Aug 27 03:03:16 PM UTC 24 1564789959 ps
T7 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.2610507495 Aug 27 03:03:09 PM UTC 24 Aug 27 03:03:18 PM UTC 24 1150677741 ps
T12 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.2270050730 Aug 27 03:02:56 PM UTC 24 Aug 27 03:03:19 PM UTC 24 2437420003 ps
T13 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.3637789923 Aug 27 03:03:18 PM UTC 24 Aug 27 03:03:20 PM UTC 24 189931298 ps
T121 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.3179479157 Aug 27 03:03:17 PM UTC 24 Aug 27 03:03:22 PM UTC 24 358751136 ps
T67 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.3031922788 Aug 27 03:03:18 PM UTC 24 Aug 27 03:03:23 PM UTC 24 127995412 ps
T8 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.3104002700 Aug 27 03:03:06 PM UTC 24 Aug 27 03:03:23 PM UTC 24 653263026 ps
T122 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.1859131742 Aug 27 03:03:18 PM UTC 24 Aug 27 03:03:24 PM UTC 24 283432533 ps
T94 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.4078616638 Aug 27 03:03:01 PM UTC 24 Aug 27 03:03:28 PM UTC 24 3937034913 ps
T95 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.3230113256 Aug 27 03:03:21 PM UTC 24 Aug 27 03:03:28 PM UTC 24 485848199 ps
T17 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.2847497950 Aug 27 03:03:17 PM UTC 24 Aug 27 03:03:33 PM UTC 24 6893568899 ps
T114 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.1959923606 Aug 27 03:03:23 PM UTC 24 Aug 27 03:03:34 PM UTC 24 1514297722 ps
T134 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.1139588427 Aug 27 03:03:09 PM UTC 24 Aug 27 03:03:35 PM UTC 24 4359652330 ps
T115 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.1843210642 Aug 27 03:03:20 PM UTC 24 Aug 27 03:03:35 PM UTC 24 621864897 ps
T70 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.3978149521 Aug 27 03:03:24 PM UTC 24 Aug 27 03:03:36 PM UTC 24 733331059 ps
T124 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.2729300279 Aug 27 03:03:29 PM UTC 24 Aug 27 03:03:37 PM UTC 24 267179979 ps
T146 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.3566228583 Aug 27 03:03:24 PM UTC 24 Aug 27 03:03:38 PM UTC 24 3701488857 ps
T18 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.407297697 Aug 27 03:03:37 PM UTC 24 Aug 27 03:03:40 PM UTC 24 181667970 ps
T97 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.2721229130 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:09 PM UTC 24 1847746194 ps
T116 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.3102079431 Aug 27 03:03:19 PM UTC 24 Aug 27 03:03:40 PM UTC 24 1398441970 ps
T19 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.4071267078 Aug 27 03:03:29 PM UTC 24 Aug 27 03:03:42 PM UTC 24 1265589049 ps
T96 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.1237855078 Aug 27 03:03:38 PM UTC 24 Aug 27 03:03:43 PM UTC 24 186724041 ps
T223 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.2059124001 Aug 27 03:03:37 PM UTC 24 Aug 27 03:03:44 PM UTC 24 257735865 ps
T133 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.2037091762 Aug 27 03:03:39 PM UTC 24 Aug 27 03:03:46 PM UTC 24 467308864 ps
T224 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.3470874493 Aug 27 03:03:42 PM UTC 24 Aug 27 03:03:48 PM UTC 24 1076212403 ps
T200 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.3608916143 Aug 27 03:03:40 PM UTC 24 Aug 27 03:03:49 PM UTC 24 331509190 ps
T117 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.1031948736 Aug 27 03:03:17 PM UTC 24 Aug 27 03:03:49 PM UTC 24 1726202952 ps
T197 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.788423419 Aug 27 03:03:45 PM UTC 24 Aug 27 03:03:49 PM UTC 24 122918180 ps
T225 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.2613588100 Aug 27 03:03:47 PM UTC 24 Aug 27 03:03:50 PM UTC 24 80067447 ps
T238 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.4246420609 Aug 27 03:03:49 PM UTC 24 Aug 27 03:03:52 PM UTC 24 75096204 ps
T239 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.756514936 Aug 27 03:03:47 PM UTC 24 Aug 27 03:03:52 PM UTC 24 415980317 ps
T127 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.3932944805 Aug 27 03:03:49 PM UTC 24 Aug 27 03:03:54 PM UTC 24 115488197 ps
T250 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.3734805248 Aug 27 03:03:51 PM UTC 24 Aug 27 03:03:54 PM UTC 24 102192980 ps
T251 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.2953530368 Aug 27 03:03:49 PM UTC 24 Aug 27 03:03:55 PM UTC 24 255848638 ps
T128 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.1788514829 Aug 27 03:03:52 PM UTC 24 Aug 27 03:03:56 PM UTC 24 124335571 ps
T187 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.1022456466 Aug 27 03:03:52 PM UTC 24 Aug 27 03:03:57 PM UTC 24 322277339 ps
T252 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.2325326390 Aug 27 03:03:54 PM UTC 24 Aug 27 03:03:58 PM UTC 24 143545709 ps
T155 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.1109697323 Aug 27 03:03:52 PM UTC 24 Aug 27 03:03:58 PM UTC 24 340292944 ps
T421 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.1624900607 Aug 27 03:03:54 PM UTC 24 Aug 27 03:03:58 PM UTC 24 286787349 ps
T84 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.1122950886 Aug 27 03:03:54 PM UTC 24 Aug 27 03:03:59 PM UTC 24 155846778 ps
T298 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.3396997335 Aug 27 03:03:49 PM UTC 24 Aug 27 03:03:59 PM UTC 24 3948479873 ps
T118 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.2113755280 Aug 27 03:03:40 PM UTC 24 Aug 27 03:03:59 PM UTC 24 1514596699 ps
T9 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.2890973682 Aug 27 03:03:18 PM UTC 24 Aug 27 03:04:00 PM UTC 24 3369489954 ps
T20 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.3837470813 Aug 27 03:03:47 PM UTC 24 Aug 27 03:04:00 PM UTC 24 811827898 ps
T315 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.2813144771 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:01 PM UTC 24 192555310 ps
T392 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.1665484229 Aug 27 03:03:51 PM UTC 24 Aug 27 03:04:01 PM UTC 24 322848776 ps
T393 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.107555606 Aug 27 03:03:47 PM UTC 24 Aug 27 03:04:02 PM UTC 24 3151161122 ps
T175 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.1387205838 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:03 PM UTC 24 449457321 ps
T119 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.1088206800 Aug 27 03:03:46 PM UTC 24 Aug 27 03:04:03 PM UTC 24 546568540 ps
T394 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.348486314 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:03 PM UTC 24 124237247 ps
T395 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.1978279346 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:03 PM UTC 24 388578475 ps
T184 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.1250351096 Aug 27 03:03:58 PM UTC 24 Aug 27 03:04:04 PM UTC 24 113711512 ps
T120 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.1311029824 Aug 27 03:03:52 PM UTC 24 Aug 27 03:04:04 PM UTC 24 586133739 ps
T226 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.927962566 Aug 27 03:03:54 PM UTC 24 Aug 27 03:04:04 PM UTC 24 2862399397 ps
T176 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.3303053499 Aug 27 03:03:52 PM UTC 24 Aug 27 03:04:04 PM UTC 24 1378853371 ps
T57 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.3020023966 Aug 27 03:03:59 PM UTC 24 Aug 27 03:04:10 PM UTC 24 703508123 ps
T36 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.1233469289 Aug 27 03:03:44 PM UTC 24 Aug 27 03:04:04 PM UTC 24 935757795 ps
T156 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.911940806 Aug 27 03:03:59 PM UTC 24 Aug 27 03:04:05 PM UTC 24 214001326 ps
T136 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.2019918091 Aug 27 03:03:58 PM UTC 24 Aug 27 03:04:05 PM UTC 24 223758604 ps
T138 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.1515237716 Aug 27 03:03:52 PM UTC 24 Aug 27 03:04:05 PM UTC 24 5420757833 ps
T10 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.2852946069 Aug 27 03:03:43 PM UTC 24 Aug 27 03:04:05 PM UTC 24 1353281753 ps
T227 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1603733106 Aug 27 03:03:54 PM UTC 24 Aug 27 03:04:06 PM UTC 24 559506523 ps
T123 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.48740187 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:07 PM UTC 24 1050523079 ps
T174 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.3495060294 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:07 PM UTC 24 648771125 ps
T261 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.2373980634 Aug 27 03:04:02 PM UTC 24 Aug 27 03:04:10 PM UTC 24 887563169 ps
T486 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.1092748593 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:10 PM UTC 24 704536968 ps
T308 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all.3070504404 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:16 PM UTC 24 1044357450 ps
T130 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.2611692697 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:11 PM UTC 24 2593943390 ps
T487 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.737914889 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:12 PM UTC 24 211061101 ps
T253 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.3529368887 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:12 PM UTC 24 11127068610 ps
T319 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.1532750954 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:12 PM UTC 24 1236936319 ps
T51 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.397840630 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:13 PM UTC 24 111074827 ps
T488 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.1367970109 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:14 PM UTC 24 81728183 ps
T300 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.1658885928 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:14 PM UTC 24 15490223363 ps
T199 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3722507429 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:15 PM UTC 24 180553466 ps
T299 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.3228645319 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:17 PM UTC 24 1127052882 ps
T489 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.2093224174 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:17 PM UTC 24 3011254174 ps
T62 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.2731384572 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:17 PM UTC 24 542389211 ps
T37 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.3335461575 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:17 PM UTC 24 2180272155 ps
T254 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.2729857038 Aug 27 03:03:52 PM UTC 24 Aug 27 03:04:17 PM UTC 24 3531747423 ps
T490 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.1760440596 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:18 PM UTC 24 156945183 ps
T282 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.2802850572 Aug 27 03:03:25 PM UTC 24 Aug 27 03:04:20 PM UTC 24 20590943967 ps
T255 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.2565007376 Aug 27 03:03:54 PM UTC 24 Aug 27 03:04:20 PM UTC 24 761994516 ps
T491 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.376853357 Aug 27 03:04:17 PM UTC 24 Aug 27 03:04:20 PM UTC 24 219492156 ps
T177 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.1548129088 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:20 PM UTC 24 353680937 ps
T143 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.3351085569 Aug 27 03:03:54 PM UTC 24 Aug 27 03:04:21 PM UTC 24 2044275063 ps
T178 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.2833355420 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:21 PM UTC 24 631109382 ps
T256 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.1073239580 Aug 27 03:03:54 PM UTC 24 Aug 27 03:04:21 PM UTC 24 2417343405 ps
T419 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.89355856 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:22 PM UTC 24 816015990 ps
T228 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.2309821299 Aug 27 03:03:56 PM UTC 24 Aug 27 03:04:22 PM UTC 24 1983306467 ps
T81 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.18110349 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:22 PM UTC 24 2343631995 ps
T432 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.1179593162 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:22 PM UTC 24 2211434529 ps
T296 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.4049601415 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:22 PM UTC 24 670013290 ps
T171 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.1926911802 Aug 27 03:04:02 PM UTC 24 Aug 27 03:04:23 PM UTC 24 4151769303 ps
T233 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.3365070381 Aug 27 03:03:59 PM UTC 24 Aug 27 03:04:23 PM UTC 24 5184523942 ps
T405 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.3265298044 Aug 27 03:03:49 PM UTC 24 Aug 27 03:04:24 PM UTC 24 5049156196 ps
T397 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.2730310157 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:24 PM UTC 24 657800542 ps
T291 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.431805638 Aug 27 03:03:54 PM UTC 24 Aug 27 03:04:24 PM UTC 24 1031134404 ps
T454 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.2211306297 Aug 27 03:03:59 PM UTC 24 Aug 27 03:04:25 PM UTC 24 1779324330 ps
T185 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.3725362837 Aug 27 03:04:20 PM UTC 24 Aug 27 03:04:25 PM UTC 24 1469492050 ps
T433 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.2823249604 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:26 PM UTC 24 9458245689 ps
T216 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.607193096 Aug 27 03:03:24 PM UTC 24 Aug 27 03:04:27 PM UTC 24 4689186272 ps
T492 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.60801449 Aug 27 03:04:17 PM UTC 24 Aug 27 03:04:28 PM UTC 24 1805113292 ps
T431 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.4088991133 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:28 PM UTC 24 647463422 ps
T320 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.4044124934 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:29 PM UTC 24 1165342291 ps
T285 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.2802222091 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:29 PM UTC 24 3187185566 ps
T318 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.17957105 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:30 PM UTC 24 107437882 ps
T137 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.3828037674 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:30 PM UTC 24 4087521191 ps
T30 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.1177844354 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:31 PM UTC 24 220443482 ps
T60 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.3082167734 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:31 PM UTC 24 4131475375 ps
T106 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.1934799114 Aug 27 03:04:20 PM UTC 24 Aug 27 03:04:31 PM UTC 24 364050438 ps
T107 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.2179598745 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:31 PM UTC 24 266854732 ps
T108 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.1794904153 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:32 PM UTC 24 249737983 ps
T109 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.3951955317 Aug 27 03:03:52 PM UTC 24 Aug 27 03:04:33 PM UTC 24 3204726505 ps
T110 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.740112136 Aug 27 03:04:30 PM UTC 24 Aug 27 03:04:34 PM UTC 24 78769645 ps
T111 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.592996312 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:34 PM UTC 24 1673707368 ps
T112 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.3416290204 Aug 27 03:03:59 PM UTC 24 Aug 27 03:04:35 PM UTC 24 12987668585 ps
T113 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.2567480551 Aug 27 03:04:03 PM UTC 24 Aug 27 03:04:35 PM UTC 24 4780760919 ps
T435 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.1017587437 Aug 27 03:04:20 PM UTC 24 Aug 27 03:04:35 PM UTC 24 1344123600 ps
T262 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.3890122658 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:36 PM UTC 24 276385521 ps
T462 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.2120996649 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:36 PM UTC 24 1247109890 ps
T493 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.186756451 Aug 27 03:04:30 PM UTC 24 Aug 27 03:04:36 PM UTC 24 288414661 ps
T317 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.958485304 Aug 27 03:04:10 PM UTC 24 Aug 27 03:04:37 PM UTC 24 1541239497 ps
T494 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.1383490031 Aug 27 03:04:30 PM UTC 24 Aug 27 03:04:37 PM UTC 24 1849446851 ps
T263 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.2706062589 Aug 27 03:04:30 PM UTC 24 Aug 27 03:04:38 PM UTC 24 282669441 ps
T444 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.1406748921 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:38 PM UTC 24 5981070636 ps
T38 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.921616664 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:38 PM UTC 24 7941667066 ps
T281 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.3894777463 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:40 PM UTC 24 2779345606 ps
T396 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.4126603769 Aug 27 03:04:33 PM UTC 24 Aug 27 03:04:40 PM UTC 24 261830175 ps
T420 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.4200996392 Aug 27 03:04:34 PM UTC 24 Aug 27 03:04:41 PM UTC 24 260910159 ps
T135 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.3342748011 Aug 27 03:04:33 PM UTC 24 Aug 27 03:04:41 PM UTC 24 662396506 ps
T264 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.2376152727 Aug 27 03:04:20 PM UTC 24 Aug 27 03:04:42 PM UTC 24 801203476 ps
T495 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.520398746 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:42 PM UTC 24 109461734 ps
T283 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.1663666276 Aug 27 03:04:02 PM UTC 24 Aug 27 03:04:42 PM UTC 24 19533021033 ps
T459 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.370798380 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:42 PM UTC 24 590122119 ps
T496 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.618280318 Aug 27 03:04:33 PM UTC 24 Aug 27 03:04:43 PM UTC 24 357649650 ps
T234 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.1267965137 Aug 27 03:04:21 PM UTC 24 Aug 27 03:04:43 PM UTC 24 1447311223 ps
T191 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.2706287873 Aug 27 03:04:29 PM UTC 24 Aug 27 03:04:43 PM UTC 24 2707506333 ps
T188 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.1113611690 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:44 PM UTC 24 112886961 ps
T169 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.1264177310 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:44 PM UTC 24 6393140078 ps
T182 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.1324754852 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:44 PM UTC 24 414446723 ps
T230 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.4126426928 Aug 27 03:04:20 PM UTC 24 Aug 27 03:04:44 PM UTC 24 3116817487 ps
T14 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all_with_rand_reset.3207747588 Aug 27 03:03:57 PM UTC 24 Aug 27 03:04:45 PM UTC 24 1542030955 ps
T323 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.3147738069 Aug 27 03:04:43 PM UTC 24 Aug 27 03:04:46 PM UTC 24 171066398 ps
T324 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.1440278090 Aug 27 03:04:43 PM UTC 24 Aug 27 03:04:49 PM UTC 24 437064085 ps
T325 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.1586537001 Aug 27 03:04:29 PM UTC 24 Aug 27 03:04:49 PM UTC 24 488117666 ps
T326 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.4015051289 Aug 27 03:04:43 PM UTC 24 Aug 27 03:04:50 PM UTC 24 127394175 ps
T327 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.2151523667 Aug 27 03:04:06 PM UTC 24 Aug 27 03:04:50 PM UTC 24 2759565222 ps
T265 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.957056165 Aug 27 03:04:43 PM UTC 24 Aug 27 03:04:50 PM UTC 24 338350815 ps
T328 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.1114292844 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:51 PM UTC 24 587326794 ps
T198 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.3278199194 Aug 27 03:04:33 PM UTC 24 Aug 27 03:04:55 PM UTC 24 1152517606 ps
T58 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.1634201323 Aug 27 03:04:21 PM UTC 24 Aug 27 03:04:53 PM UTC 24 1692206740 ps
T294 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.1413523913 Aug 27 03:04:48 PM UTC 24 Aug 27 03:04:54 PM UTC 24 567503218 ps
T497 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.1953440799 Aug 27 03:04:48 PM UTC 24 Aug 27 03:04:54 PM UTC 24 200606626 ps
T498 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.1763935228 Aug 27 03:04:50 PM UTC 24 Aug 27 03:04:54 PM UTC 24 50633810 ps
T483 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.627088904 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:54 PM UTC 24 4847362439 ps
T63 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.1917486414 Aug 27 03:04:43 PM UTC 24 Aug 27 03:04:54 PM UTC 24 2120499574 ps
T337 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.3325573458 Aug 27 03:04:30 PM UTC 24 Aug 27 03:04:55 PM UTC 24 1273362462 ps
T499 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.3055765161 Aug 27 03:04:48 PM UTC 24 Aug 27 03:04:56 PM UTC 24 297003147 ps
T82 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.2295906877 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:56 PM UTC 24 2494407467 ps
T500 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.1553810183 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:56 PM UTC 24 2447045422 ps
T501 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.2175582542 Aug 27 03:04:26 PM UTC 24 Aug 27 03:04:56 PM UTC 24 4475638226 ps
T408 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.3450972744 Aug 27 03:04:14 PM UTC 24 Aug 27 03:04:56 PM UTC 24 6387743339 ps
T186 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.3143839393 Aug 27 03:04:50 PM UTC 24 Aug 27 03:04:56 PM UTC 24 585642716 ps
T502 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.3530801549 Aug 27 03:04:50 PM UTC 24 Aug 27 03:04:57 PM UTC 24 1773838483 ps
T436 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.3132526715 Aug 27 03:04:34 PM UTC 24 Aug 27 03:04:58 PM UTC 24 650316561 ps
T403 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.1474913123 Aug 27 03:04:39 PM UTC 24 Aug 27 03:04:58 PM UTC 24 1101094649 ps
T101 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.1242015795 Aug 27 03:04:51 PM UTC 24 Aug 27 03:04:58 PM UTC 24 493160454 ps
T473 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.1878604577 Aug 27 03:04:33 PM UTC 24 Aug 27 03:04:59 PM UTC 24 2186990523 ps
T503 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.1437577478 Aug 27 03:04:53 PM UTC 24 Aug 27 03:05:00 PM UTC 24 555369784 ps
T15 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all_with_rand_reset.1473406474 Aug 27 03:04:03 PM UTC 24 Aug 27 03:05:00 PM UTC 24 31371717574 ps
T368 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.881292046 Aug 27 03:03:34 PM UTC 24 Aug 27 03:05:01 PM UTC 24 20032615158 ps
T369 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.805726705 Aug 27 03:04:48 PM UTC 24 Aug 27 03:05:01 PM UTC 24 6446802622 ps
T370 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.848714047 Aug 27 03:04:57 PM UTC 24 Aug 27 03:05:02 PM UTC 24 108406735 ps
T192 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.4235405209 Aug 27 03:04:24 PM UTC 24 Aug 27 03:05:02 PM UTC 24 22388959239 ps
T371 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.2061755681 Aug 27 03:04:39 PM UTC 24 Aug 27 03:05:02 PM UTC 24 1263167356 ps
T372 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.1563532247 Aug 27 03:04:39 PM UTC 24 Aug 27 03:05:02 PM UTC 24 2809539489 ps
T373 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.3277704097 Aug 27 03:04:53 PM UTC 24 Aug 27 03:05:03 PM UTC 24 622903680 ps
T65 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.2167844337 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:04 PM UTC 24 668164508 ps
T374 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.783319417 Aug 27 03:05:01 PM UTC 24 Aug 27 03:05:04 PM UTC 24 1027757932 ps
T437 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.21028771 Aug 27 03:04:50 PM UTC 24 Aug 27 03:05:05 PM UTC 24 531950582 ps
T231 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.2004558704 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:06 PM UTC 24 314434852 ps
T439 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.3376246435 Aug 27 03:04:34 PM UTC 24 Aug 27 03:05:06 PM UTC 24 1510553120 ps
T438 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.1070307631 Aug 27 03:04:48 PM UTC 24 Aug 27 03:05:07 PM UTC 24 831716003 ps
T504 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.3781027918 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:07 PM UTC 24 836840431 ps
T59 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.2009398717 Aug 27 03:04:29 PM UTC 24 Aug 27 03:05:07 PM UTC 24 5161164189 ps
T505 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.1697332893 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:08 PM UTC 24 301817568 ps
T426 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.1464981703 Aug 27 03:05:01 PM UTC 24 Aug 27 03:05:10 PM UTC 24 874529283 ps
T506 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.730727344 Aug 27 03:04:55 PM UTC 24 Aug 27 03:05:10 PM UTC 24 4417364543 ps
T147 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.3580601229 Aug 27 03:04:48 PM UTC 24 Aug 27 03:05:35 PM UTC 24 3123619675 ps
T47 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.4237161201 Aug 27 03:04:33 PM UTC 24 Aug 27 03:05:10 PM UTC 24 17375909568 ps
T471 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.409996386 Aug 27 03:05:01 PM UTC 24 Aug 27 03:05:11 PM UTC 24 1340758129 ps
T232 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.1895417742 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:11 PM UTC 24 287546231 ps
T507 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.3325352447 Aug 27 03:05:09 PM UTC 24 Aug 27 03:05:11 PM UTC 24 45949559 ps
T52 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.2086304480 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:12 PM UTC 24 723478912 ps
T440 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.330658807 Aug 27 03:04:43 PM UTC 24 Aug 27 03:05:12 PM UTC 24 10761118095 ps
T266 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.92572958 Aug 27 03:04:55 PM UTC 24 Aug 27 03:05:12 PM UTC 24 1912890066 ps
T508 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.162101571 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:13 PM UTC 24 1278681011 ps
T434 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.1171241146 Aug 27 03:04:48 PM UTC 24 Aug 27 03:05:13 PM UTC 24 7202846264 ps
T181 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.3823397222 Aug 27 03:05:09 PM UTC 24 Aug 27 03:05:14 PM UTC 24 127153725 ps
T509 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.700338395 Aug 27 03:05:06 PM UTC 24 Aug 27 03:05:14 PM UTC 24 157666116 ps
T510 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.211906527 Aug 27 03:05:01 PM UTC 24 Aug 27 03:05:14 PM UTC 24 6014405197 ps
T472 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.3728094043 Aug 27 03:04:55 PM UTC 24 Aug 27 03:05:14 PM UTC 24 2158007025 ps
T401 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.1010047875 Aug 27 03:05:11 PM UTC 24 Aug 27 03:05:18 PM UTC 24 153750807 ps
T511 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.1076820564 Aug 27 03:05:11 PM UTC 24 Aug 27 03:05:18 PM UTC 24 655505503 ps
T512 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.4097115569 Aug 27 03:05:15 PM UTC 24 Aug 27 03:05:18 PM UTC 24 46987096 ps
T513 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.333293633 Aug 27 03:05:09 PM UTC 24 Aug 27 03:05:19 PM UTC 24 747152122 ps
T514 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.3125573712 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:20 PM UTC 24 2010539353 ps
T515 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.411047855 Aug 27 03:05:11 PM UTC 24 Aug 27 03:05:20 PM UTC 24 1841068218 ps
T31 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.3912472596 Aug 27 03:05:15 PM UTC 24 Aug 27 03:05:21 PM UTC 24 192358241 ps
T516 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.2278309507 Aug 27 03:05:14 PM UTC 24 Aug 27 03:05:22 PM UTC 24 394517891 ps
T71 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.162803299 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:23 PM UTC 24 1305404276 ps
T517 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.2751796817 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:23 PM UTC 24 8289056577 ps
T442 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.3977150017 Aug 27 03:05:01 PM UTC 24 Aug 27 03:05:24 PM UTC 24 5204227864 ps
T518 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.3821167000 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:24 PM UTC 24 2134043445 ps
T519 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.1669650095 Aug 27 03:05:06 PM UTC 24 Aug 27 03:05:25 PM UTC 24 2394979213 ps
T125 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.1929234674 Aug 27 03:05:19 PM UTC 24 Aug 27 03:05:25 PM UTC 24 343271219 ps
T520 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.456574439 Aug 27 03:05:14 PM UTC 24 Aug 27 03:05:25 PM UTC 24 934476165 ps
T404 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.1526669753 Aug 27 03:05:04 PM UTC 24 Aug 27 03:05:25 PM UTC 24 578761413 ps
T286 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.1353011887 Aug 27 03:05:16 PM UTC 24 Aug 27 03:05:26 PM UTC 24 578275717 ps
T441 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.968760564 Aug 27 03:05:06 PM UTC 24 Aug 27 03:05:26 PM UTC 24 1148300883 ps
T398 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all.560950772 Aug 27 03:05:09 PM UTC 24 Aug 27 03:05:26 PM UTC 24 672967191 ps
T521 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.2894846117 Aug 27 03:05:15 PM UTC 24 Aug 27 03:05:27 PM UTC 24 535727232 ps
T235 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.1841492387 Aug 27 03:04:55 PM UTC 24 Aug 27 03:05:27 PM UTC 24 13724526096 ps
T522 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.566761575 Aug 27 03:05:21 PM UTC 24 Aug 27 03:05:28 PM UTC 24 208391761 ps
T523 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.3458235844 Aug 27 03:05:24 PM UTC 24 Aug 27 03:05:28 PM UTC 24 660396444 ps
T524 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.791956789 Aug 27 03:04:51 PM UTC 24 Aug 27 03:05:28 PM UTC 24 2834596655 ps
T525 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.724367023 Aug 27 03:05:18 PM UTC 24 Aug 27 03:05:29 PM UTC 24 652233837 ps
T526 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.945287009 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:31 PM UTC 24 5381541003 ps
T16 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all_with_rand_reset.4189707221 Aug 27 03:05:14 PM UTC 24 Aug 27 03:05:31 PM UTC 24 898151095 ps
T527 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.406983280 Aug 27 03:05:16 PM UTC 24 Aug 27 03:05:32 PM UTC 24 6449755177 ps
T267 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.877229689 Aug 27 03:05:11 PM UTC 24 Aug 27 03:05:32 PM UTC 24 1008337082 ps
T55 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.708934650 Aug 27 03:05:27 PM UTC 24 Aug 27 03:05:32 PM UTC 24 1948588869 ps
T443 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.3319428854 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:33 PM UTC 24 28543813799 ps
T528 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.1912248812 Aug 27 03:05:27 PM UTC 24 Aug 27 03:05:33 PM UTC 24 487633227 ps
T529 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.2260517786 Aug 27 03:05:22 PM UTC 24 Aug 27 03:05:33 PM UTC 24 1504715766 ps
T530 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.1236739178 Aug 27 03:05:27 PM UTC 24 Aug 27 03:05:34 PM UTC 24 196830060 ps
T531 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.40655594 Aug 27 03:04:58 PM UTC 24 Aug 27 03:05:34 PM UTC 24 2617502934 ps
T532 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.635417706 Aug 27 03:05:32 PM UTC 24 Aug 27 03:05:36 PM UTC 24 215285970 ps
T217 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.1840181105 Aug 27 03:05:21 PM UTC 24 Aug 27 03:05:37 PM UTC 24 1465424684 ps
T485 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_esc.1878996270 Aug 27 03:06:17 PM UTC 24 Aug 27 03:06:26 PM UTC 24 294132760 ps
T157 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.1155399043 Aug 27 03:04:17 PM UTC 24 Aug 27 03:05:37 PM UTC 24 3122802590 ps
T189 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.3547541556 Aug 27 03:05:14 PM UTC 24 Aug 27 03:05:39 PM UTC 24 1022585308 ps
T533 /workspaces/repo/scratch/os_regression_2024_08_26/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_lock.2877227837 Aug 27 03:06:01 PM UTC 24 Aug 27 03:06:27 PM UTC 24 1035691568 ps