Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.20 93.73 97.18 95.91 92.53 97.45 96.37 93.21


Total tests in report: 1299
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT GROUP  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
69.73 69.73 88.28 88.28 80.34 80.34 58.25 58.25 50.12 50.12 83.92 83.92 89.51 89.51 37.67 37.67 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.2853955487
73.65 3.92 89.28 1.00 83.02 2.67 64.45 6.21 57.59 7.47 85.17 1.25 89.91 0.40 46.10 8.43 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.969518743
76.58 2.93 90.25 0.97 87.94 4.92 65.42 0.97 58.80 1.20 87.24 2.07 91.66 1.75 54.75 8.65 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all_with_rand_reset.3066768343
78.92 2.34 90.30 0.05 88.34 0.40 71.77 6.35 61.45 2.65 87.53 0.29 91.73 0.07 61.33 6.58 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.932833523
81.05 2.13 91.43 1.13 91.53 3.20 76.04 4.27 61.93 0.48 91.72 4.19 91.86 0.13 62.83 1.50 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.3185555721
82.68 1.63 91.71 0.28 92.53 1.00 80.66 4.62 62.65 0.72 92.39 0.67 92.13 0.27 66.69 3.86 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.29296527
83.68 1.00 91.81 0.10 92.73 0.20 82.61 1.96 65.54 2.89 92.54 0.14 92.27 0.13 68.26 1.57 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.405163352
84.46 0.78 92.07 0.26 93.38 0.65 82.92 0.31 65.54 0.00 94.17 1.64 94.55 2.29 68.55 0.29 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_sec_cm.1914142876
85.23 0.77 92.07 0.00 93.46 0.07 84.37 1.44 65.78 0.24 94.17 0.00 94.55 0.00 72.19 3.65 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_stress_all.1116155582
85.93 0.70 92.07 0.00 93.98 0.52 86.33 1.96 65.78 0.00 94.37 0.19 94.55 0.00 74.41 2.22 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.1932968607
86.60 0.67 92.17 0.10 94.08 0.10 86.38 0.05 69.64 3.86 94.56 0.19 94.75 0.20 74.62 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_init_fail.3577075668
87.13 0.53 92.19 0.02 94.73 0.65 86.39 0.01 70.36 0.72 94.80 0.24 94.75 0.00 76.70 2.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all_with_rand_reset.269504538
87.66 0.53 92.22 0.03 94.96 0.22 87.01 0.62 72.29 1.93 94.85 0.05 94.75 0.00 77.56 0.86 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.87882697
88.16 0.50 92.32 0.10 95.05 0.10 87.59 0.58 74.70 2.41 95.09 0.24 94.75 0.00 77.63 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.1445337771
88.52 0.36 92.32 0.00 95.05 0.00 89.77 2.19 74.70 0.00 95.09 0.00 94.75 0.00 77.98 0.36 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.2832111957
88.85 0.32 92.32 0.00 95.53 0.47 90.11 0.34 74.70 0.00 95.23 0.14 94.75 0.00 79.27 1.29 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all_with_rand_reset.3660715768
89.16 0.31 92.33 0.02 95.73 0.20 90.11 0.00 74.70 0.00 95.28 0.05 94.75 0.00 81.20 1.93 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.4083957603
89.47 0.31 92.33 0.00 95.73 0.00 90.60 0.49 74.94 0.24 95.28 0.00 94.75 0.00 82.63 1.43 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all.959436079
89.76 0.30 92.33 0.00 95.73 0.00 91.67 1.07 74.94 0.00 95.28 0.00 94.75 0.00 83.63 1.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.2427273281
90.05 0.29 92.38 0.05 95.75 0.02 91.67 0.00 76.63 1.69 95.38 0.10 94.82 0.07 83.70 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.2636447777
90.30 0.25 92.47 0.08 95.85 0.10 91.86 0.19 77.11 0.48 95.52 0.14 94.96 0.13 84.35 0.64 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.206630046
90.54 0.24 92.56 0.10 95.95 0.10 91.91 0.05 78.07 0.96 95.71 0.19 95.09 0.13 84.49 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_init_fail.2108445075
90.77 0.23 92.66 0.10 95.98 0.02 92.07 0.16 78.80 0.72 95.81 0.10 95.23 0.13 84.85 0.36 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.47063129
90.99 0.22 92.71 0.05 96.00 0.02 92.22 0.15 80.00 1.20 95.86 0.05 95.23 0.00 84.92 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.4186677611
91.20 0.21 92.79 0.08 96.05 0.05 92.22 0.00 81.20 1.20 96.00 0.14 95.23 0.00 84.92 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_init_fail.1901944727
91.41 0.20 92.83 0.03 96.28 0.22 92.22 0.00 81.69 0.48 96.20 0.19 95.23 0.00 85.42 0.50 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.364034286
91.61 0.20 92.88 0.05 96.28 0.00 92.71 0.49 82.17 0.48 96.24 0.05 95.23 0.00 85.78 0.36 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.3953647855
91.79 0.18 92.88 0.00 96.35 0.07 92.71 0.00 82.17 0.00 96.24 0.00 96.23 1.01 85.92 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.931028524
91.94 0.16 92.88 0.00 96.63 0.27 92.83 0.12 82.17 0.00 96.24 0.00 96.23 0.00 86.63 0.71 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.2177721106
92.10 0.16 92.88 0.00 96.65 0.02 92.83 0.00 82.89 0.72 96.24 0.00 96.23 0.00 86.99 0.36 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_stress_all.2282094155
92.26 0.16 92.93 0.05 96.68 0.02 93.00 0.17 83.61 0.72 96.29 0.05 96.23 0.00 87.06 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_init_fail.4066430093
92.39 0.13 92.97 0.05 96.70 0.02 93.00 0.00 84.34 0.72 96.34 0.05 96.23 0.00 87.13 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/260.otp_ctrl_init_fail.4052854036
92.51 0.12 92.97 0.00 96.73 0.02 93.07 0.07 84.58 0.24 96.34 0.00 96.23 0.00 87.63 0.50 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all.1029037244
92.63 0.12 93.04 0.07 96.78 0.05 93.07 0.00 85.06 0.48 96.49 0.14 96.23 0.00 87.71 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/292.otp_ctrl_init_fail.51092167
92.74 0.12 93.09 0.05 96.80 0.02 93.21 0.13 85.54 0.48 96.53 0.05 96.23 0.00 87.78 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.3685073804
92.85 0.11 93.09 0.00 96.80 0.00 93.75 0.54 85.54 0.00 96.53 0.00 96.23 0.00 87.99 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.229489832
92.95 0.11 93.09 0.00 96.80 0.00 93.75 0.00 85.78 0.24 96.53 0.00 96.23 0.00 88.49 0.50 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all_with_rand_reset.3820388139
93.05 0.10 93.14 0.05 96.83 0.02 93.99 0.25 86.02 0.24 96.58 0.05 96.23 0.00 88.56 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.2735387058
93.15 0.10 93.19 0.05 96.85 0.02 93.99 0.00 86.51 0.48 96.63 0.05 96.23 0.00 88.63 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_init_fail.3679852597
93.24 0.09 93.19 0.00 96.85 0.00 94.18 0.18 86.51 0.00 96.63 0.00 96.23 0.00 89.06 0.43 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.1197811575
93.32 0.09 93.27 0.08 96.85 0.00 94.18 0.00 86.99 0.48 96.68 0.05 96.23 0.00 89.06 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_stress_all_with_rand_reset.291980055
93.41 0.08 93.29 0.02 96.88 0.02 94.18 0.00 87.47 0.48 96.73 0.05 96.23 0.00 89.06 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/215.otp_ctrl_init_fail.2956345130
93.49 0.08 93.32 0.03 96.88 0.00 94.18 0.00 87.95 0.48 96.77 0.05 96.23 0.00 89.06 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.3977010846
93.56 0.08 93.32 0.00 96.88 0.00 94.30 0.12 87.95 0.00 96.77 0.00 96.23 0.00 89.49 0.43 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.2799310737
93.64 0.08 93.38 0.07 96.90 0.02 94.36 0.06 87.95 0.00 96.87 0.10 96.23 0.00 89.78 0.29 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.1318260090
93.71 0.07 93.38 0.00 96.90 0.00 94.36 0.01 88.43 0.48 96.87 0.00 96.23 0.00 89.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_parallel_lc_esc.3306189982
93.78 0.07 93.38 0.00 96.90 0.00 94.36 0.00 88.92 0.48 96.87 0.00 96.23 0.00 89.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/236.otp_ctrl_init_fail.2582756850
93.85 0.07 93.38 0.00 96.90 0.00 94.36 0.00 89.40 0.48 96.87 0.00 96.23 0.00 89.78 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_parallel_lc_esc.3401520678
93.91 0.06 93.38 0.00 96.90 0.00 94.36 0.00 89.40 0.00 96.87 0.00 96.23 0.00 90.21 0.43 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.2830839574
93.97 0.06 93.38 0.00 96.90 0.00 94.40 0.04 89.64 0.24 96.87 0.00 96.23 0.00 90.35 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all.3774165532
94.03 0.06 93.38 0.00 96.90 0.00 94.67 0.27 89.64 0.00 96.87 0.00 96.23 0.00 90.49 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.3219013254
94.08 0.05 93.45 0.07 96.93 0.02 94.69 0.02 89.64 0.00 96.97 0.10 96.23 0.00 90.64 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_check_fail.2871565691
94.13 0.05 93.45 0.00 96.93 0.00 94.82 0.13 89.64 0.00 96.97 0.00 96.23 0.00 90.85 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.1246427560
94.17 0.05 93.48 0.03 96.93 0.00 94.82 0.00 89.88 0.24 97.01 0.05 96.23 0.00 90.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_init_fail.3563043428
94.22 0.05 93.52 0.03 96.93 0.00 94.82 0.00 90.12 0.24 97.06 0.05 96.23 0.00 90.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_init_fail.1054120593
94.26 0.05 93.52 0.00 96.95 0.02 94.83 0.01 90.12 0.00 97.06 0.00 96.23 0.00 91.14 0.29 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all_with_rand_reset.69523954
94.31 0.04 93.52 0.00 96.95 0.00 94.92 0.09 90.12 0.00 97.06 0.00 96.23 0.00 91.35 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.3005087914
94.35 0.04 93.52 0.00 96.98 0.02 94.92 0.00 90.36 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.1464066459
94.38 0.04 93.52 0.00 97.00 0.02 94.92 0.00 90.60 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_stress_all_with_rand_reset.1478852946
94.42 0.04 93.52 0.00 97.00 0.00 94.93 0.01 90.84 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.2594555299
94.45 0.03 93.52 0.00 97.00 0.00 94.93 0.01 91.08 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all.4106768154
94.49 0.03 93.52 0.00 97.00 0.00 94.93 0.00 91.33 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_parallel_lc_esc.3842817634
94.52 0.03 93.52 0.00 97.00 0.00 94.93 0.00 91.57 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_parallel_lc_esc.1156802426
94.56 0.03 93.52 0.00 97.00 0.00 94.93 0.00 91.81 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_esc.2761914564
94.59 0.03 93.52 0.00 97.00 0.00 94.93 0.00 92.05 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_esc.2658104536
94.63 0.03 93.52 0.00 97.00 0.00 94.93 0.00 92.29 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_parallel_lc_esc.2427062214
94.66 0.03 93.52 0.00 97.00 0.00 94.93 0.00 92.53 0.24 97.06 0.00 96.23 0.00 91.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_init_fail.3580958112
94.70 0.03 93.52 0.00 97.00 0.00 95.03 0.09 92.53 0.00 97.06 0.00 96.23 0.00 91.49 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.50134271
94.73 0.03 93.52 0.00 97.00 0.00 95.03 0.01 92.53 0.00 97.06 0.00 96.23 0.00 91.71 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.2874784436
94.76 0.03 93.52 0.00 97.00 0.00 95.04 0.01 92.53 0.00 97.06 0.00 96.23 0.00 91.92 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all_with_rand_reset.8336253
94.79 0.03 93.52 0.00 97.00 0.00 95.04 0.00 92.53 0.00 97.06 0.00 96.23 0.00 92.14 0.21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.3687823453
94.82 0.03 93.52 0.00 97.00 0.00 95.04 0.00 92.53 0.00 97.06 0.00 96.37 0.13 92.21 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_rw.3375450530
94.85 0.03 93.55 0.03 97.00 0.00 95.16 0.12 92.53 0.00 97.11 0.05 96.37 0.00 92.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_init_fail.3082033154
94.87 0.03 93.55 0.00 97.00 0.00 95.27 0.11 92.53 0.00 97.11 0.00 96.37 0.00 92.28 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.2390488627
94.90 0.02 93.57 0.02 97.03 0.02 95.28 0.01 92.53 0.00 97.16 0.05 96.37 0.00 92.35 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.212213823
94.92 0.02 93.58 0.02 97.05 0.02 95.34 0.06 92.53 0.00 97.21 0.05 96.37 0.00 92.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_check_fail.1821851696
94.94 0.02 93.63 0.05 97.05 0.00 95.39 0.05 92.53 0.00 97.26 0.05 96.37 0.00 92.35 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.2023083277
94.96 0.02 93.63 0.00 97.05 0.00 95.39 0.00 92.53 0.00 97.26 0.00 96.37 0.00 92.49 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.2361287253
94.98 0.02 93.63 0.00 97.05 0.00 95.39 0.00 92.53 0.00 97.26 0.00 96.37 0.00 92.64 0.14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_errs.2407828889
95.00 0.02 93.63 0.00 97.05 0.00 95.44 0.05 92.53 0.00 97.26 0.00 96.37 0.00 92.71 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.779272477
95.01 0.01 93.63 0.00 97.05 0.00 95.54 0.10 92.53 0.00 97.26 0.00 96.37 0.00 92.71 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.4077432853
95.03 0.01 93.63 0.00 97.08 0.02 95.54 0.00 92.53 0.00 97.26 0.00 96.37 0.00 92.78 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all_with_rand_reset.1091498376
95.04 0.01 93.63 0.00 97.10 0.02 95.54 0.00 92.53 0.00 97.26 0.00 96.37 0.00 92.85 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all_with_rand_reset.3283502536
95.05 0.01 93.66 0.03 97.10 0.00 95.54 0.00 92.53 0.00 97.30 0.05 96.37 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.2824157513
95.06 0.01 93.70 0.03 97.10 0.00 95.54 0.00 92.53 0.00 97.35 0.05 96.37 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.92030674
95.07 0.01 93.73 0.03 97.10 0.00 95.54 0.00 92.53 0.00 97.40 0.05 96.37 0.00 92.85 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_init_fail.718923909
95.09 0.01 93.73 0.00 97.10 0.00 95.54 0.01 92.53 0.00 97.40 0.00 96.37 0.00 92.92 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_regwen.2110392557
95.10 0.01 93.73 0.00 97.10 0.00 95.57 0.03 92.53 0.00 97.45 0.05 96.37 0.00 92.92 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.2780935016
95.11 0.01 93.73 0.00 97.10 0.00 95.57 0.00 92.53 0.00 97.45 0.00 96.37 0.00 92.99 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.1056947912
95.12 0.01 93.73 0.00 97.10 0.00 95.57 0.00 92.53 0.00 97.45 0.00 96.37 0.00 93.07 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.4209081275
95.13 0.01 93.73 0.00 97.10 0.00 95.57 0.00 92.53 0.00 97.45 0.00 96.37 0.00 93.14 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.4120323533
95.14 0.01 93.73 0.00 97.10 0.00 95.57 0.00 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.07 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.3781716475
95.15 0.01 93.73 0.00 97.10 0.00 95.63 0.06 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_init_fail.579118784
95.15 0.01 93.73 0.00 97.10 0.00 95.69 0.06 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.2191100417
95.16 0.01 93.73 0.00 97.10 0.00 95.74 0.05 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_init_fail.1323975478
95.17 0.01 93.73 0.00 97.15 0.05 95.74 0.00 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_stress_all_with_rand_reset.1870720556
95.17 0.01 93.73 0.00 97.15 0.00 95.78 0.04 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/70.otp_ctrl_init_fail.2934721441
95.18 0.01 93.73 0.00 97.18 0.02 95.79 0.01 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.2055180446
95.18 0.01 93.73 0.00 97.18 0.00 95.82 0.03 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.1015084784
95.19 0.01 93.73 0.00 97.18 0.00 95.84 0.02 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.2613726736
95.19 0.01 93.73 0.00 97.18 0.00 95.86 0.02 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.1681452454
95.19 0.01 93.73 0.00 97.18 0.00 95.88 0.02 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_init_fail.1524895282
95.19 0.01 93.73 0.00 97.18 0.00 95.90 0.02 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.3649906528
95.20 0.01 93.73 0.00 97.18 0.00 95.91 0.01 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1434065568
95.20 0.01 93.73 0.00 97.18 0.00 95.91 0.01 92.53 0.00 97.45 0.00 96.37 0.00 93.21 0.00 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/100.otp_ctrl_parallel_lc_esc.1837025200

Tests that do not contribute to grading

Name   
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.3141314766
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.3901899826
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_csr_rw.2360195095
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_intr_test.2102476911
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.2148191157
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_mem_walk.1780321763
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.4282983118
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_errors.2279490430
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.1182728505
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2387064635
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.2516427203
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.1866616463
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.3114871516
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_csr_rw.2965704026
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_intr_test.3133857416
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.3779191608
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_mem_walk.4057874895
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.394560011
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/1.otp_ctrl_tl_errors.2526757733
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_csr_rw.130439804
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_intr_test.2966802105
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.3890945296
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_errors.3070326342
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.3232364193
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.1576332888
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_csr_rw.133930009
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_intr_test.3176607482
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.2377924396
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_errors.2877442131
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.3551578483
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.1752255374
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_csr_rw.2979572941
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_intr_test.3444763424
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.936942792
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/12.otp_ctrl_tl_errors.2029819326
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.3225980926
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_csr_rw.687542413
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_intr_test.157830450
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.3908013255
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/13.otp_ctrl_tl_errors.1217284258
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.1632550848
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_csr_rw.1390160252
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_intr_test.1087356889
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.1564784032
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_errors.3939148492
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.1443688823
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.1091111085
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_csr_rw.1142767364
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_intr_test.1844234099
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.2234326179
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_errors.185417588
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.473516969
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_mem_rw_with_rand_reset.1105559895
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_csr_rw.2497491212
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_intr_test.1144385000
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.935000832
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_errors.4294734445
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.700787053
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.3490639326
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_csr_rw.471153915
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_intr_test.495958494
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.2321602291
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_errors.1786981614
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.2680288099
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.713373766
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_csr_rw.3758750991
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_intr_test.3483584108
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.3461384104
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_errors.2680749759
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.956885973
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.2229968262
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_csr_rw.3430776094
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_intr_test.1825332837
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.1619277132
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_errors.56149929
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.2341931952
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_aliasing.1278171908
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.2599145353
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.4280954128
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.2164289122
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_csr_rw.1924724502
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_intr_test.1706506737
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.1961504943
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_mem_walk.2082305579
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.2684061615
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_errors.2033274081
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.2586233876
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/20.otp_ctrl_intr_test.1388138363
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/21.otp_ctrl_intr_test.1245742161
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/22.otp_ctrl_intr_test.775692408
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/23.otp_ctrl_intr_test.3480085648
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/24.otp_ctrl_intr_test.3341573380
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/25.otp_ctrl_intr_test.1704795136
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/26.otp_ctrl_intr_test.1317065348
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/27.otp_ctrl_intr_test.3136778596
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/28.otp_ctrl_intr_test.1164114867
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/29.otp_ctrl_intr_test.3933257608
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_aliasing.3818557229
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_bit_bash.1912750346
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.966097197
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.1669108230
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_intr_test.2994038716
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.3979686385
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_mem_walk.2284685975
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.4191206169
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/3.otp_ctrl_tl_errors.1443633887
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/30.otp_ctrl_intr_test.472273107
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/31.otp_ctrl_intr_test.470953778
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/32.otp_ctrl_intr_test.1458046458
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/33.otp_ctrl_intr_test.1150962131
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/34.otp_ctrl_intr_test.2537759932
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/35.otp_ctrl_intr_test.2003788095
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/36.otp_ctrl_intr_test.306184751
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/37.otp_ctrl_intr_test.3268522579
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/38.otp_ctrl_intr_test.3367475203
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/39.otp_ctrl_intr_test.1872626416
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.97367269
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.3066059831
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.2988451444
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3265657858
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_csr_rw.1448325146
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_intr_test.4160146919
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_partial_access.671126843
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_mem_walk.3564540427
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_same_csr_outstanding.2934673364
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_errors.3195928485
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.1142214559
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/40.otp_ctrl_intr_test.144496019
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/41.otp_ctrl_intr_test.3623066323
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/42.otp_ctrl_intr_test.4262541426
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/43.otp_ctrl_intr_test.1331916980
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/44.otp_ctrl_intr_test.3395731779
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/45.otp_ctrl_intr_test.472249158
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/46.otp_ctrl_intr_test.39729566
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/47.otp_ctrl_intr_test.95188886
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/48.otp_ctrl_intr_test.3425635072
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/49.otp_ctrl_intr_test.3144411479
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.788517481
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_csr_rw.3332724885
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_intr_test.329519208
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.1535519089
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_errors.1764199683
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.1254663856
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.3895704199
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2284681362
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_intr_test.3292024251
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3659466467
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/6.otp_ctrl_tl_errors.1781208435
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.1191028561
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_csr_rw.900532989
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_intr_test.2272908380
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.2549648906
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_errors.1416374107
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.3742733285
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.3857619760
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_csr_rw.1880399587
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_intr_test.1290873354
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.211741586
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_errors.2147890964
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.3754852788
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.4004695034
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_csr_rw.1326272324
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_intr_test.1366799815
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.3000551538
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_errors.1348790035
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.563702343
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.2877189475
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.755403113
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.3456670722
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.3369318731
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.875256986
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.1134182234
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_sec_cm.4005091011
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.570029846
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.1756445171
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.3330222710
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.1823922299
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.726834850
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.2641145340
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.3640672499
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.2948598471
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.4034521497
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.1340738164
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.3216603487
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.4158306555
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.614257440
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.3758950310
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.3726093612
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.3334945701
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.3544762325
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.1330623427
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.1700285979
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.381086782
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.2271644190
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.1886302819
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.3402065031
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.1710443901
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_init_fail.3737629924
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/101.otp_ctrl_parallel_lc_esc.3498692735
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_init_fail.1430445115
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/102.otp_ctrl_parallel_lc_esc.1553304183
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_init_fail.3366763052
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/103.otp_ctrl_parallel_lc_esc.1896922298
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_init_fail.1395788969
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/104.otp_ctrl_parallel_lc_esc.2824717501
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/105.otp_ctrl_parallel_lc_esc.921548365
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_init_fail.1204290450
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/106.otp_ctrl_parallel_lc_esc.9353714
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_init_fail.539777971
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/107.otp_ctrl_parallel_lc_esc.3837864686
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_init_fail.700215412
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/108.otp_ctrl_parallel_lc_esc.595696469
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_init_fail.4207896806
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/109.otp_ctrl_parallel_lc_esc.2386213126
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.1133236441
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.2881337145
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.148689346
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.3188004951
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.4245612878
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.1663170400
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.3228667605
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.898390342
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.1201004244
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.3503585163
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all_with_rand_reset.1579969182
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_init_fail.1980778921
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/110.otp_ctrl_parallel_lc_esc.2839904970
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_init_fail.2202245979
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/111.otp_ctrl_parallel_lc_esc.480127620
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_init_fail.3769585887
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/112.otp_ctrl_parallel_lc_esc.1546793295
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_init_fail.595878786
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/113.otp_ctrl_parallel_lc_esc.447983490
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_init_fail.1729502178
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/114.otp_ctrl_parallel_lc_esc.922126272
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_init_fail.927836061
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/115.otp_ctrl_parallel_lc_esc.1883850917
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_init_fail.4202824566
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/116.otp_ctrl_parallel_lc_esc.3020340626
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/117.otp_ctrl_parallel_lc_esc.3584359235
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_init_fail.786246217
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/118.otp_ctrl_parallel_lc_esc.2692486279
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_init_fail.3198784939
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/119.otp_ctrl_parallel_lc_esc.2604904066
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.2347358093
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.2600757697
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.320265964
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.2049873381
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.765377532
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.3865821496
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.4189590999
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.2359929958
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.3283156579
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_stress_all.1117139002
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.1610971489
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/120.otp_ctrl_init_fail.3530378731
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_init_fail.2330051675
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/121.otp_ctrl_parallel_lc_esc.3687572761
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_init_fail.756401714
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/122.otp_ctrl_parallel_lc_esc.1596316751
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_init_fail.829995984
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/123.otp_ctrl_parallel_lc_esc.1747650305
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_init_fail.3249344816
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/124.otp_ctrl_parallel_lc_esc.3842504527
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_init_fail.673262912
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/125.otp_ctrl_parallel_lc_esc.1859602517
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_init_fail.2200009848
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/126.otp_ctrl_parallel_lc_esc.819020682
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_init_fail.3644318406
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/127.otp_ctrl_parallel_lc_esc.4135685601
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_init_fail.525106764
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/128.otp_ctrl_parallel_lc_esc.2409068662
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_init_fail.2600392864
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/129.otp_ctrl_parallel_lc_esc.3495080834
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.905626742
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.3013937289
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.3641895957
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.4159297095
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.192551239
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.1177348614
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.318202660
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.2958819751
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.4249997800
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_stress_all.4059813294
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.2294586450
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_init_fail.2548863205
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/130.otp_ctrl_parallel_lc_esc.155108739
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/131.otp_ctrl_parallel_lc_esc.3383733830
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_init_fail.2976980142
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/132.otp_ctrl_parallel_lc_esc.232828077
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/133.otp_ctrl_init_fail.2185693681
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/134.otp_ctrl_parallel_lc_esc.30556472
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_init_fail.4169709857
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/135.otp_ctrl_parallel_lc_esc.2032352641
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_init_fail.1029832380
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/136.otp_ctrl_parallel_lc_esc.1449705987
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_init_fail.2234348169
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/137.otp_ctrl_parallel_lc_esc.3731702503
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_init_fail.693905705
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/138.otp_ctrl_parallel_lc_esc.2076949784
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_init_fail.2228278300
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/139.otp_ctrl_parallel_lc_esc.1527730216
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.873565997
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.953308201
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.4061552275
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.279863255
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.4263056093
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.784314497
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.2275367380
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.3445478841
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.4139802485
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_stress_all.3525360548
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.2241071615
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/140.otp_ctrl_parallel_lc_esc.248302460
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_init_fail.3187073500
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/141.otp_ctrl_parallel_lc_esc.528938042
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_init_fail.400215857
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/142.otp_ctrl_parallel_lc_esc.1040252338
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_init_fail.3478243352
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/143.otp_ctrl_parallel_lc_esc.4045720190
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_init_fail.2651872089
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/144.otp_ctrl_parallel_lc_esc.10528044
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_init_fail.2459139199
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/145.otp_ctrl_parallel_lc_esc.3218038258
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_init_fail.3882819258
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/146.otp_ctrl_parallel_lc_esc.2612266696
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_init_fail.1890010924
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/147.otp_ctrl_parallel_lc_esc.1709317932
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_init_fail.2230664308
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/148.otp_ctrl_parallel_lc_esc.1829986500
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_init_fail.4212256126
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/149.otp_ctrl_parallel_lc_esc.3604980376
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.1834963262
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.4125165133
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.870657618
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.2650012937
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1341285909
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.3183558512
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.4005734016
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.4025817732
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.3397577104
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.268276588
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all.1720056933
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all_with_rand_reset.2305498376
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.2866622246
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_init_fail.1179124533
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/150.otp_ctrl_parallel_lc_esc.2716664080
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_init_fail.4109354076
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/151.otp_ctrl_parallel_lc_esc.4274637129
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_init_fail.1833011629
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/152.otp_ctrl_parallel_lc_esc.2959237636
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_init_fail.291817947
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/153.otp_ctrl_parallel_lc_esc.2073749709
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_init_fail.25858947
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/154.otp_ctrl_parallel_lc_esc.1961224243
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/155.otp_ctrl_parallel_lc_esc.2760325937
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_init_fail.236323427
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/156.otp_ctrl_parallel_lc_esc.1578129439
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_init_fail.1843447596
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/157.otp_ctrl_parallel_lc_esc.655721515
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_init_fail.708345153
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/158.otp_ctrl_parallel_lc_esc.2949942890
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_init_fail.4074865496
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/159.otp_ctrl_parallel_lc_esc.2778194568
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.3460206703
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.899697372
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.3378520977
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.3111973605
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.2088265763
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.35338163
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.572538039
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.341578672
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.2926519357
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.1233690986
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_stress_all.1766236702
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.2244323139
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_init_fail.4239983752
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/160.otp_ctrl_parallel_lc_esc.1413084774
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_init_fail.1370700091
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/161.otp_ctrl_parallel_lc_esc.1410866781
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_init_fail.2482486128
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/162.otp_ctrl_parallel_lc_esc.60838934
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_init_fail.1654812640
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/163.otp_ctrl_parallel_lc_esc.1737356483
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_init_fail.831835696
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/164.otp_ctrl_parallel_lc_esc.2868019621
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_init_fail.555727703
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/165.otp_ctrl_parallel_lc_esc.3201600829
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_init_fail.1081868770
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/166.otp_ctrl_parallel_lc_esc.1922796357
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_init_fail.3883250140
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/167.otp_ctrl_parallel_lc_esc.1573416624
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/168.otp_ctrl_parallel_lc_esc.3383818022
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/169.otp_ctrl_parallel_lc_esc.3823647778
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.3272904427
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.2296525276
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_errs.2993996126
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_dai_lock.4105724315
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_macro_errs.2174403774
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.2066078191
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.2694482507
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.2025153709
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.2148198856
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.1302637490
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all.310181853
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_stress_all_with_rand_reset.1988735718
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.978527281
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_init_fail.144289148
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/170.otp_ctrl_parallel_lc_esc.787548892
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_init_fail.3936399891
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/171.otp_ctrl_parallel_lc_esc.1761560578
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_init_fail.1004484643
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/172.otp_ctrl_parallel_lc_esc.1914946511
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_init_fail.1270353700
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/173.otp_ctrl_parallel_lc_esc.1614452989
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_init_fail.2088114439
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/174.otp_ctrl_parallel_lc_esc.3557690439
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_init_fail.2996863505
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/175.otp_ctrl_parallel_lc_esc.3597248977
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_init_fail.2427348319
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/176.otp_ctrl_parallel_lc_esc.3107470191
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_init_fail.3384731494
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/177.otp_ctrl_parallel_lc_esc.161439752
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_init_fail.1972983153
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/178.otp_ctrl_parallel_lc_esc.2673586520
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/179.otp_ctrl_parallel_lc_esc.754162538
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.4250854527
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_errs.2790737101
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.2749406598
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.3554985406
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_macro_errs.488679643
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.3240432605
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.757192687
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.2107719730
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.655616305
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.3870546078
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_stress_all.1474205099
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_test_access.897571113
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_init_fail.3657299850
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/180.otp_ctrl_parallel_lc_esc.2582988372
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_init_fail.2513798581
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/181.otp_ctrl_parallel_lc_esc.2852578188
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_init_fail.208050606
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/182.otp_ctrl_parallel_lc_esc.2843625605
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_init_fail.313498619
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/183.otp_ctrl_parallel_lc_esc.1934231314
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_init_fail.1976232613
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/184.otp_ctrl_parallel_lc_esc.2523867967
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_init_fail.38659647
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/185.otp_ctrl_parallel_lc_esc.2783592029
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_init_fail.2104446114
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/186.otp_ctrl_parallel_lc_esc.1146163587
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_init_fail.688542345
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/187.otp_ctrl_parallel_lc_esc.1476314376
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_init_fail.1976330542
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/188.otp_ctrl_parallel_lc_esc.1933759418
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_init_fail.2379083470
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/189.otp_ctrl_parallel_lc_esc.2265603405
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.3240452391
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_check_fail.3158786274
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_errs.2965734929
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.3016695942
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.2584727576
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_macro_errs.4293423426
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_key_req.2812169778
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_esc.685551077
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_parallel_lc_req.2784181649
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.2277039568
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_stress_all.149980825
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_test_access.2074035750
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_init_fail.1410778421
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/190.otp_ctrl_parallel_lc_esc.3639635595
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_init_fail.2674033463
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/191.otp_ctrl_parallel_lc_esc.2596905121
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_init_fail.1991269115
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/192.otp_ctrl_parallel_lc_esc.609614743
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_init_fail.3569107884
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/193.otp_ctrl_parallel_lc_esc.3401322595
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_init_fail.4209605714
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/194.otp_ctrl_parallel_lc_esc.900134050
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_init_fail.1842674
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/195.otp_ctrl_parallel_lc_esc.3871816631
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_init_fail.2345461783
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/196.otp_ctrl_parallel_lc_esc.1165213894
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_init_fail.2512350989
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/197.otp_ctrl_parallel_lc_esc.2274522729
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_init_fail.3750662696
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/198.otp_ctrl_parallel_lc_esc.2348785245
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_init_fail.4110555026
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/199.otp_ctrl_parallel_lc_esc.1370232405
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.1575065778
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.1665840526
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.264589595
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.1461031025
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.202274708
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.1697791466
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.1631491866
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.772990341
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_sec_cm.2941874865
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.1784569331
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_stress_all.3840254557
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_alert_test.670169417
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_check_fail.3412350428
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_dai_lock.3655043137
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_macro_errs.307321975
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_key_req.3218851828
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_esc.668533793
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_parallel_lc_req.121938521
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_regwen.3265476886
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_smoke.610777372
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_stress_all_with_rand_reset.3032163871
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/20.otp_ctrl_test_access.3516825280
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/200.otp_ctrl_init_fail.814828421
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/201.otp_ctrl_init_fail.1888970501
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/202.otp_ctrl_init_fail.314860050
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/203.otp_ctrl_init_fail.3283008783
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/204.otp_ctrl_init_fail.464118873
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/205.otp_ctrl_init_fail.243144543
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/206.otp_ctrl_init_fail.4288518600
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/207.otp_ctrl_init_fail.1628540697
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/208.otp_ctrl_init_fail.3434136949
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/209.otp_ctrl_init_fail.3376113462
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_alert_test.2328357153
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_check_fail.573529607
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_errs.3401240522
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_dai_lock.4030934459
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_init_fail.3472161359
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_macro_errs.3258882489
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_key_req.2943065151
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_esc.3358358073
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_parallel_lc_req.2857453035
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_regwen.3143529949
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_smoke.2394605036
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_stress_all.1047261789
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/21.otp_ctrl_test_access.255541361
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/210.otp_ctrl_init_fail.2795570510
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/211.otp_ctrl_init_fail.2433088769
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/212.otp_ctrl_init_fail.3680002874
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/213.otp_ctrl_init_fail.2262023811
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/214.otp_ctrl_init_fail.852577220
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/216.otp_ctrl_init_fail.2224316347
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/217.otp_ctrl_init_fail.2306069353
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/218.otp_ctrl_init_fail.1257214888
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/219.otp_ctrl_init_fail.1576798031
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_alert_test.496323532
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_check_fail.1997826374
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_errs.3906287654
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_dai_lock.2035358428
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_init_fail.1748072280
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_macro_errs.219630093
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_key_req.3146648688
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_esc.2393933767
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_parallel_lc_req.1013742304
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_regwen.699785136
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_smoke.2534787257
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all.311235404
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_stress_all_with_rand_reset.3687736920
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/22.otp_ctrl_test_access.3688132386
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/220.otp_ctrl_init_fail.2730113353
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/221.otp_ctrl_init_fail.3003940704
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/222.otp_ctrl_init_fail.1513807352
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/223.otp_ctrl_init_fail.1354864715
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/224.otp_ctrl_init_fail.2384953826
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/225.otp_ctrl_init_fail.312474405
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/226.otp_ctrl_init_fail.273381915
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/227.otp_ctrl_init_fail.3896313560
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/228.otp_ctrl_init_fail.2536228948
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/229.otp_ctrl_init_fail.3099094763
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_alert_test.1597492991
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_check_fail.4197208900
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_errs.3693347494
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_dai_lock.694213982
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_init_fail.2252688981
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_macro_errs.3407970455
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_key_req.2864407404
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_esc.810556103
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_parallel_lc_req.2468569421
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_regwen.4282570795
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_smoke.1370727064
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.235757758
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/23.otp_ctrl_test_access.3183671241
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/230.otp_ctrl_init_fail.2148989565
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/231.otp_ctrl_init_fail.3179233837
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/232.otp_ctrl_init_fail.2553199562
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/233.otp_ctrl_init_fail.2215737800
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/234.otp_ctrl_init_fail.817043241
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/235.otp_ctrl_init_fail.2079318789
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/237.otp_ctrl_init_fail.2338092137
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/238.otp_ctrl_init_fail.1548982178
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/239.otp_ctrl_init_fail.1476123902
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_alert_test.427392353
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_errs.975526036
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_dai_lock.1014134891
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_init_fail.4254731594
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_macro_errs.1053141692
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_key_req.3383337114
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_esc.1521917356
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_parallel_lc_req.2354039185
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_regwen.1940860095
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_smoke.532618631
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_stress_all.2734847906
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/24.otp_ctrl_test_access.459386977
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/240.otp_ctrl_init_fail.277768429
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/241.otp_ctrl_init_fail.3205484575
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/242.otp_ctrl_init_fail.2755275979
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/243.otp_ctrl_init_fail.711492848
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/244.otp_ctrl_init_fail.2911701809
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/245.otp_ctrl_init_fail.3741296540
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/246.otp_ctrl_init_fail.1868856249
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/247.otp_ctrl_init_fail.3203016162
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/248.otp_ctrl_init_fail.2448900376
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/249.otp_ctrl_init_fail.3580352939
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_alert_test.2116854079
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_check_fail.2494770707
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_errs.2548189391
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_dai_lock.483333807
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_init_fail.3840672760
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_macro_errs.4225250565
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_key_req.534713455
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_esc.1157076673
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_parallel_lc_req.165946093
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_regwen.2664316609
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_smoke.3697735999
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all.3565971663
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_stress_all_with_rand_reset.1480628315
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/25.otp_ctrl_test_access.2193654456
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/250.otp_ctrl_init_fail.3383820648
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/251.otp_ctrl_init_fail.1803974208
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/252.otp_ctrl_init_fail.838634783
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/253.otp_ctrl_init_fail.119423752
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/254.otp_ctrl_init_fail.1806310718
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/255.otp_ctrl_init_fail.1157057348
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/256.otp_ctrl_init_fail.4210913928
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/257.otp_ctrl_init_fail.4248804248
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/258.otp_ctrl_init_fail.2330571660
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/259.otp_ctrl_init_fail.3040958615
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_alert_test.2365725982
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_check_fail.1357721737
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_errs.329285089
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_dai_lock.4038047446
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_init_fail.2510244418
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_macro_errs.934477373
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_key_req.1016532078
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_esc.2241602539
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_parallel_lc_req.5379459
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_regwen.629663363
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_smoke.692762527
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all.3295804458
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_stress_all_with_rand_reset.2561638215
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/26.otp_ctrl_test_access.1927433241
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/261.otp_ctrl_init_fail.786327518
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/262.otp_ctrl_init_fail.2036455212
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/263.otp_ctrl_init_fail.2071994432
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/264.otp_ctrl_init_fail.716005866
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/265.otp_ctrl_init_fail.3841606282
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/266.otp_ctrl_init_fail.3790200058
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/267.otp_ctrl_init_fail.2340058950
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/268.otp_ctrl_init_fail.1442318532
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/269.otp_ctrl_init_fail.3073783247
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_alert_test.2054332415
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_check_fail.1631185412
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_errs.4215534388
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_dai_lock.4095584506
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_init_fail.25039658
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_macro_errs.3688000825
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_key_req.982858479
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_esc.54096746
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_parallel_lc_req.300932773
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_regwen.47445703
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_smoke.2614849409
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_stress_all.2466237073
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/27.otp_ctrl_test_access.367219090
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/270.otp_ctrl_init_fail.1943027226
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/271.otp_ctrl_init_fail.1045953580
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/272.otp_ctrl_init_fail.1579698390
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/273.otp_ctrl_init_fail.1767271185
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/274.otp_ctrl_init_fail.2731801990
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/275.otp_ctrl_init_fail.1652971693
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/276.otp_ctrl_init_fail.3394113505
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/277.otp_ctrl_init_fail.3292403325
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/278.otp_ctrl_init_fail.745056080
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/279.otp_ctrl_init_fail.3698379811
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_alert_test.235903648
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_check_fail.2650035700
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_errs.3222188686
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_dai_lock.2824282784
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_init_fail.4166389159
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_macro_errs.3011744798
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_key_req.2261672909
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_parallel_lc_req.1308162250
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_regwen.80530163
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_smoke.395580801
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/28.otp_ctrl_test_access.3405971365
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/280.otp_ctrl_init_fail.1441543610
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/281.otp_ctrl_init_fail.945362302
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/282.otp_ctrl_init_fail.80365595
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/283.otp_ctrl_init_fail.3750908125
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/284.otp_ctrl_init_fail.3065950152
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/285.otp_ctrl_init_fail.1059039213
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/286.otp_ctrl_init_fail.3351762446
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/287.otp_ctrl_init_fail.2810004944
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/288.otp_ctrl_init_fail.1209399777
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/289.otp_ctrl_init_fail.48635604
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_alert_test.1375200999
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_check_fail.3385548065
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_errs.3393204977
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_dai_lock.1768337222
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_init_fail.3674962347
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_macro_errs.980478965
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_key_req.4068752268
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_esc.1647584062
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_parallel_lc_req.4177233962
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_regwen.2545337563
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_smoke.2173461752
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_stress_all.2711909502
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/29.otp_ctrl_test_access.1318247307
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/290.otp_ctrl_init_fail.547906333
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/291.otp_ctrl_init_fail.6263522
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/293.otp_ctrl_init_fail.3438416133
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/294.otp_ctrl_init_fail.1542146303
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/295.otp_ctrl_init_fail.517667680
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/296.otp_ctrl_init_fail.257632210
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/297.otp_ctrl_init_fail.2781467485
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/298.otp_ctrl_init_fail.677247929
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/299.otp_ctrl_init_fail.2502574048
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.1129173271
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.1644858594
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.2963272949
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.3798894297
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.4018151974
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.3934540472
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.1492788113
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.3797445484
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_sec_cm.639366464
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.855731615
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_alert_test.1378379555
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_check_fail.1310985969
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_errs.240587772
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_dai_lock.2634410813
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_init_fail.407994532
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_macro_errs.355786045
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_key_req.2552757082
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_esc.2522095354
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_parallel_lc_req.50823119
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_regwen.104026068
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_smoke.2045886045
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_stress_all.624315758
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/30.otp_ctrl_test_access.3447869382
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_alert_test.4153881177
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_check_fail.2165097590
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_errs.3052343972
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_dai_lock.6621102
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_init_fail.2194862283
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_macro_errs.1503760655
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_key_req.1435861816
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_esc.2817471211
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_parallel_lc_req.2246873955
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_regwen.1817299068
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_smoke.287712804
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all.3605096400
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_stress_all_with_rand_reset.2516829887
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/31.otp_ctrl_test_access.4003089836
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_alert_test.3923639516
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_check_fail.120651521
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_errs.3016632588
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_dai_lock.4045047097
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_init_fail.767859034
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_macro_errs.4275755749
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_key_req.246445234
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_esc.1643882225
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_parallel_lc_req.2795878769
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_regwen.259904205
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_smoke.886421187
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all.1548100076
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_stress_all_with_rand_reset.458917651
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/32.otp_ctrl_test_access.2063261478
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_alert_test.1321572130
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_check_fail.3588151080
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_errs.1255539301
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_dai_lock.3111213060
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_init_fail.2440152825
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_macro_errs.1941319961
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_key_req.3666699289
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_esc.3312294204
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_parallel_lc_req.619754028
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_regwen.3744618942
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_smoke.3523383445
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_stress_all.1743778520
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/33.otp_ctrl_test_access.1604077904
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_alert_test.2849163710
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_check_fail.1927319759
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_errs.2399644166
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_dai_lock.2930352765
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_init_fail.2268212927
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_macro_errs.244243180
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_key_req.1681557958
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_esc.3328490847
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_parallel_lc_req.2299092365
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_regwen.3215240269
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_smoke.3285265023
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_stress_all.2773925298
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/34.otp_ctrl_test_access.844880560
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_alert_test.2317378478
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_check_fail.1046399771
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_errs.2284913068
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_dai_lock.977227406
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_init_fail.2859272037
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_macro_errs.427390571
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_key_req.207355652
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_esc.405518587
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_parallel_lc_req.2304984002
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_regwen.4099639664
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_smoke.692362863
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all.2814939278
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_stress_all_with_rand_reset.2096465306
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/35.otp_ctrl_test_access.2684114126
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_alert_test.3902627179
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_check_fail.2448962041
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_errs.3657238516
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_dai_lock.3887093060
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_init_fail.4108627430
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_macro_errs.1076380963
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_key_req.1166571147
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_esc.1787258774
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_parallel_lc_req.369080833
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_regwen.137967855
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_smoke.4135130096
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all.1508489233
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_stress_all_with_rand_reset.3349442434
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/36.otp_ctrl_test_access.2781377034
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_alert_test.3108815789
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_check_fail.1475691331
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_errs.725431198
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_dai_lock.417937978
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_init_fail.1077393286
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_macro_errs.2440387106
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_key_req.2208268328
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_esc.563317529
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_parallel_lc_req.1522207365
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_regwen.2429384387
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_smoke.2802421135
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_stress_all.343094019
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/37.otp_ctrl_test_access.4230306556
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_alert_test.1322934032
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_check_fail.3114195161
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_errs.2513911425
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_dai_lock.618396424
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_init_fail.1980502827
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_macro_errs.366876815
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_key_req.1915686974
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_esc.2582067044
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_parallel_lc_req.2593406494
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_regwen.4264255504
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_smoke.3970615296
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_stress_all.2894729337
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/38.otp_ctrl_test_access.3955336698
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_alert_test.3173012229
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_check_fail.610058556
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_errs.2031814360
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_dai_lock.1548464188
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_init_fail.3510975567
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_macro_errs.3387606120
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_key_req.1595079252
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_esc.3275862018
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_parallel_lc_req.1862524869
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_regwen.983585611
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_smoke.2340126994
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all.261087300
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_stress_all_with_rand_reset.675837968
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/39.otp_ctrl_test_access.2485041961
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.3711790087
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.2703833164
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.1442960774
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.1442869853
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.3810984936
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.1481805005
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.3049027802
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.3501863756
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.164758025
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.1253379716
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.2020242932
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_alert_test.3257834693
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_check_fail.4204483115
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_errs.3438653393
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_dai_lock.3371841766
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_init_fail.4287068159
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_macro_errs.4248442194
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_key_req.556306135
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_esc.3383480902
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_parallel_lc_req.362056486
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_regwen.4024815092
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_smoke.3498636082
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all.2981665046
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_stress_all_with_rand_reset.4054175619
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/40.otp_ctrl_test_access.747305296
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_alert_test.388131737
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_check_fail.1017643162
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_errs.1452553175
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_dai_lock.3488597040
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_init_fail.3196053746
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_macro_errs.126180804
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_key_req.745049726
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_esc.2173213768
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_parallel_lc_req.2139477952
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_regwen.2551568722
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_smoke.2007481157
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all.2944180658
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_stress_all_with_rand_reset.163824707
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/41.otp_ctrl_test_access.4277769286
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_alert_test.327902826
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_check_fail.496677346
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_errs.1706683605
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_dai_lock.1086647521
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_init_fail.4051317567
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_macro_errs.2754448536
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_key_req.900204433
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_esc.1290385983
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_parallel_lc_req.1444319227
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_regwen.1472801496
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_smoke.3345344136
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_stress_all.997576150
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/42.otp_ctrl_test_access.1391475756
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_alert_test.2697698660
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_check_fail.4231020378
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_errs.2514353786
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_dai_lock.1664762045
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_init_fail.2311048541
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_macro_errs.1307381118
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_key_req.2798419507
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_esc.413919393
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_parallel_lc_req.842336606
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_regwen.3799915925
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_smoke.2578918320
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_stress_all.2896687214
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/43.otp_ctrl_test_access.673484103
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_alert_test.337050676
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_check_fail.4103093418
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_errs.1790721021
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_dai_lock.2735453477
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_init_fail.3070049532
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_macro_errs.1959063384
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_key_req.4230226772
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_esc.3815710705
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_parallel_lc_req.386178079
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_regwen.3916671382
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_smoke.3570800252
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_stress_all.3161206945
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/44.otp_ctrl_test_access.2273098076
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_alert_test.766766807
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_check_fail.636887688
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_errs.3258130988
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_dai_lock.1348221496
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_init_fail.3898241398
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_macro_errs.2321931997
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_key_req.1788709226
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_esc.1053902384
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_parallel_lc_req.2527171970
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_regwen.574741602
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_smoke.3600159386
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_stress_all.4237066624
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/45.otp_ctrl_test_access.3688450646
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_alert_test.4265086336
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_check_fail.1565714490
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_errs.2815997599
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_dai_lock.2768654193
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_init_fail.2631274593
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_macro_errs.3402805360
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_key_req.2978776386
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_esc.4037552757
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_parallel_lc_req.1198691808
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_regwen.1040375366
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_smoke.594323905
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_stress_all.806671845
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/46.otp_ctrl_test_access.2478135196
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_alert_test.601995164
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_check_fail.1104949600
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_errs.3844655992
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_dai_lock.787641129
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_init_fail.2493394863
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_macro_errs.363539028
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_key_req.1821386006
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_esc.1705488560
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_parallel_lc_req.4211381918
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_regwen.2245183490
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_smoke.2445537544
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all.3660207506
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_stress_all_with_rand_reset.1687598803
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/47.otp_ctrl_test_access.2974206029
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_alert_test.1763823041
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_check_fail.3875995600
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_errs.3816470984
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_dai_lock.2590307952
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_init_fail.2023508415
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_macro_errs.2775120036
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_key_req.3797417293
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_esc.2394381068
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_parallel_lc_req.3624228278
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_regwen.3557711958
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_smoke.3637089125
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_stress_all.3524298131
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/48.otp_ctrl_test_access.1815812839
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_alert_test.2591718409
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_check_fail.565373110
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_errs.1977989525
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_dai_lock.2950099922
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_init_fail.310241893
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_macro_errs.3536408223
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_key_req.2527122067
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_parallel_lc_req.2366716593
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_regwen.128211109
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_smoke.4264459056
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all.390157599
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_stress_all_with_rand_reset.1679021164
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/49.otp_ctrl_test_access.3624001339
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.131369416
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.2926466924
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.3531743916
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.751191360
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.712303445
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.2300184745
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.3359909949
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.3104898054
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.1274316288
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1137976292
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_stress_all.365245893
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.1328729902
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_init_fail.1385030460
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/50.otp_ctrl_parallel_lc_esc.2095484871
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_init_fail.1738986166
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/51.otp_ctrl_parallel_lc_esc.4108148050
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_init_fail.3783710420
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_parallel_lc_esc.729249062
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/52.otp_ctrl_stress_all_with_rand_reset.250827525
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_parallel_lc_esc.3126523325
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.717045162
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_init_fail.320185029
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_parallel_lc_esc.3736060989
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/54.otp_ctrl_stress_all_with_rand_reset.3217877199
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_init_fail.1606205749
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_parallel_lc_esc.2568475048
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/55.otp_ctrl_stress_all_with_rand_reset.3987996622
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/56.otp_ctrl_init_fail.3160248612
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_init_fail.94959674
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/57.otp_ctrl_parallel_lc_esc.3287564635
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_init_fail.244276824
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_parallel_lc_esc.4196306949
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/58.otp_ctrl_stress_all_with_rand_reset.2057627614
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_init_fail.3437949048
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/59.otp_ctrl_parallel_lc_esc.1964864887
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.3584273745
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.4284728871
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.3826996080
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.1093537945
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.221978468
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.1862140614
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.2441954461
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.1599257307
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.598526357
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.3241746238
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.1426376900
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_init_fail.1733028351
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/60.otp_ctrl_parallel_lc_esc.208957792
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_init_fail.2321638035
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/61.otp_ctrl_parallel_lc_esc.2810552048
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_init_fail.946361983
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_parallel_lc_esc.3245536481
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/62.otp_ctrl_stress_all_with_rand_reset.395338398
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_init_fail.4156850838
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_parallel_lc_esc.1075633702
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/63.otp_ctrl_stress_all_with_rand_reset.2054020037
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_init_fail.1428064842
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/64.otp_ctrl_stress_all_with_rand_reset.908891689
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_init_fail.3352865662
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_parallel_lc_esc.3442745002
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/65.otp_ctrl_stress_all_with_rand_reset.1781865638
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_init_fail.1327980372
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_parallel_lc_esc.3672852337
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/66.otp_ctrl_stress_all_with_rand_reset.869478405
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/67.otp_ctrl_parallel_lc_esc.1315194285
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_init_fail.712658736
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/68.otp_ctrl_parallel_lc_esc.192242560
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_init_fail.412075715
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/69.otp_ctrl_parallel_lc_esc.2033246141
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.3503447974
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.254985834
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.317951065
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.1745234993
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.1523101147
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.1204022064
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.3713938889
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3544373546
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.1916134852
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_stress_all.880908314
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.2946755527
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_init_fail.414874311
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_parallel_lc_esc.4087235271
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/71.otp_ctrl_stress_all_with_rand_reset.3713945937
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_init_fail.1287291630
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/72.otp_ctrl_parallel_lc_esc.1491462841
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_init_fail.2838675684
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_parallel_lc_esc.895188097
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/73.otp_ctrl_stress_all_with_rand_reset.3311839241
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_init_fail.2559695527
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_parallel_lc_esc.3585706140
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/74.otp_ctrl_stress_all_with_rand_reset.2044442900
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_init_fail.4153310807
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_parallel_lc_esc.3816206439
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/75.otp_ctrl_stress_all_with_rand_reset.1035220855
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_init_fail.2121363313
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_parallel_lc_esc.3383190534
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/76.otp_ctrl_stress_all_with_rand_reset.4283685976
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_init_fail.3311459502
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_parallel_lc_esc.1574864161
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/77.otp_ctrl_stress_all_with_rand_reset.2759880816
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_init_fail.2287708973
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_parallel_lc_esc.2829744450
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/78.otp_ctrl_stress_all_with_rand_reset.536818479
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_init_fail.2154331651
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/79.otp_ctrl_parallel_lc_esc.3626717356
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.4287000659
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.1389785583
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.3406613270
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.1665241650
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.2154674935
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.1086020275
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.2152817638
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.2620612613
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.2434099893
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.2291209951
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.1114970000
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.4230713566
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_init_fail.3694960055
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/80.otp_ctrl_parallel_lc_esc.2865634416
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_init_fail.490819603
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_parallel_lc_esc.2418024474
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.3499233835
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_init_fail.1113207678
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/82.otp_ctrl_parallel_lc_esc.1261857011
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_init_fail.3877914236
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/83.otp_ctrl_parallel_lc_esc.224371182
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_init_fail.357640900
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/84.otp_ctrl_parallel_lc_esc.2714817690
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_init_fail.3173740867
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_parallel_lc_esc.2251886710
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/85.otp_ctrl_stress_all_with_rand_reset.2085884668
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_init_fail.378445220
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/86.otp_ctrl_parallel_lc_esc.2053395482
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_init_fail.66868810
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/87.otp_ctrl_parallel_lc_esc.2665761083
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_init_fail.4095214849
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/88.otp_ctrl_parallel_lc_esc.433697540
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_init_fail.1998762446
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_parallel_lc_esc.2642606318
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/89.otp_ctrl_stress_all_with_rand_reset.2135270933
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.4023226045
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.1449163181
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.1180985185
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.3772409901
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.608625296
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.3897091082
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.4046800199
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.2058073658
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.3768489700
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.1364206486
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.849865591
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.1002399767
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.3461116536
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_init_fail.3645024591
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/90.otp_ctrl_parallel_lc_esc.1873486357
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_init_fail.4206615497
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_parallel_lc_esc.1097105327
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/91.otp_ctrl_stress_all_with_rand_reset.3779390860
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_init_fail.3838712383
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_parallel_lc_esc.3200344432
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/92.otp_ctrl_stress_all_with_rand_reset.1513725035
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_init_fail.1487417779
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/93.otp_ctrl_parallel_lc_esc.2887898730
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_init_fail.3320678913
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_parallel_lc_esc.2645840535
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/94.otp_ctrl_stress_all_with_rand_reset.848822964
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_init_fail.2617959878
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_parallel_lc_esc.1962320332
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/95.otp_ctrl_stress_all_with_rand_reset.988349756
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_init_fail.2835835424
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_parallel_lc_esc.861517680
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/96.otp_ctrl_stress_all_with_rand_reset.299954501
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_init_fail.1969563543
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_parallel_lc_esc.4210228041
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/97.otp_ctrl_stress_all_with_rand_reset.3687902708
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_init_fail.2437421105
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_parallel_lc_esc.4060697249
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/98.otp_ctrl_stress_all_with_rand_reset.4268478457
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_init_fail.2382460586
/workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/99.otp_ctrl_parallel_lc_esc.228777931



Total test records in report: 1299
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html
TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_wake_up.2780935016 Oct 09 08:43:28 PM UTC 24 Oct 09 08:43:33 PM UTC 24 797918118 ps
T2 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_smoke.570029846 Oct 09 08:43:28 PM UTC 24 Oct 09 08:43:35 PM UTC 24 133232487 ps
T3 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_esc.3369318731 Oct 09 08:43:35 PM UTC 24 Oct 09 08:43:42 PM UTC 24 312252528 ps
T7 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_init_fail.4186677611 Oct 09 08:43:31 PM UTC 24 Oct 09 08:43:46 PM UTC 24 2873204481 ps
T4 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_background_chks.2853955487 Oct 09 08:43:35 PM UTC 24 Oct 09 08:43:46 PM UTC 24 539150180 ps
T5 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_errs.755403113 Oct 09 08:43:36 PM UTC 24 Oct 09 08:43:48 PM UTC 24 257604770 ps
T6 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_test_access.2191100417 Oct 09 08:43:44 PM UTC 24 Oct 09 08:43:53 PM UTC 24 143429838 ps
T10 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_regwen.1134182234 Oct 09 08:43:43 PM UTC 24 Oct 09 08:43:55 PM UTC 24 949809027 ps
T11 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_low_freq_read.3456670722 Oct 09 08:43:30 PM UTC 24 Oct 09 08:43:55 PM UTC 24 7298333970 ps
T12 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_check_fail.2390488627 Oct 09 08:43:37 PM UTC 24 Oct 09 08:43:56 PM UTC 24 349811077 ps
T17 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_alert_test.2877189475 Oct 09 08:43:54 PM UTC 24 Oct 09 08:43:58 PM UTC 24 61554912 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_lc_req.29296527 Oct 09 08:43:35 PM UTC 24 Oct 09 08:43:59 PM UTC 24 1612874536 ps
T95 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_init_fail.2824157513 Oct 09 08:43:56 PM UTC 24 Oct 09 08:44:02 PM UTC 24 255923594 ps
T23 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_smoke.1340738164 Oct 09 08:43:54 PM UTC 24 Oct 09 08:44:02 PM UTC 24 218050735 ps
T123 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_partition_walk.875256986 Oct 09 08:43:29 PM UTC 24 Oct 09 08:44:04 PM UTC 24 9938418001 ps
T24 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_parallel_key_req.2874784436 Oct 09 08:43:39 PM UTC 24 Oct 09 08:44:06 PM UTC 24 733978009 ps
T124 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_req.3640672499 Oct 09 08:43:56 PM UTC 24 Oct 09 08:44:13 PM UTC 24 577472807 ps
T125 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_lc_esc.3687823453 Oct 09 08:43:58 PM UTC 24 Oct 09 08:44:14 PM UTC 24 205884828 ps
T93 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_dai_lock.3219013254 Oct 09 08:43:36 PM UTC 24 Oct 09 08:44:15 PM UTC 24 14083787567 ps
T97 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_background_chks.3330222710 Oct 09 08:43:56 PM UTC 24 Oct 09 08:44:17 PM UTC 24 1112887419 ps
T126 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_regwen.2948598471 Oct 09 08:44:06 PM UTC 24 Oct 09 08:44:18 PM UTC 24 563639887 ps
T145 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_macro_errs.2641145340 Oct 09 08:44:02 PM UTC 24 Oct 09 08:44:18 PM UTC 24 920780808 ps
T146 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/0.otp_ctrl_macro_errs.405163352 Oct 09 08:43:37 PM UTC 24 Oct 09 08:44:20 PM UTC 24 6021066464 ps
T18 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_test_access.3216603487 Oct 09 08:44:06 PM UTC 24 Oct 09 08:44:21 PM UTC 24 875452246 ps
T130 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_smoke.1784569331 Oct 09 08:44:15 PM UTC 24 Oct 09 08:44:24 PM UTC 24 701172255 ps
T96 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_init_fail.3977010846 Oct 09 08:44:17 PM UTC 24 Oct 09 08:44:24 PM UTC 24 99001541 ps
T221 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_alert_test.1756445171 Oct 09 08:44:15 PM UTC 24 Oct 09 08:44:25 PM UTC 24 387983255 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_check_fail.969518743 Oct 09 08:44:01 PM UTC 24 Oct 09 08:44:27 PM UTC 24 1010012665 ps
T222 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_esc.1631491866 Oct 09 08:44:19 PM UTC 24 Oct 09 08:44:27 PM UTC 24 1240540826 ps
T8 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_errs.1823922299 Oct 09 08:44:00 PM UTC 24 Oct 09 08:44:28 PM UTC 24 2117458736 ps
T127 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_dai_lock.726834850 Oct 09 08:43:59 PM UTC 24 Oct 09 08:44:29 PM UTC 24 3430027460 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_check_fail.1665840526 Oct 09 08:44:23 PM UTC 24 Oct 09 08:44:33 PM UTC 24 462354930 ps
T173 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_lc_req.772990341 Oct 09 08:44:19 PM UTC 24 Oct 09 08:44:34 PM UTC 24 625796091 ps
T223 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_lock.1461031025 Oct 09 08:44:21 PM UTC 24 Oct 09 08:44:35 PM UTC 24 966021707 ps
T118 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_stress_all.2613726736 Oct 09 08:44:13 PM UTC 24 Oct 09 08:44:39 PM UTC 24 8662634935 ps
T94 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_background_chks.1575065778 Oct 09 08:44:19 PM UTC 24 Oct 09 08:44:39 PM UTC 24 2105915586 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_macro_errs.202274708 Oct 09 08:44:25 PM UTC 24 Oct 09 08:44:40 PM UTC 24 637186109 ps
T232 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_alert_test.2177721106 Oct 09 08:44:35 PM UTC 24 Oct 09 08:44:40 PM UTC 24 696160720 ps
T233 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_regwen.2832111957 Oct 09 08:44:26 PM UTC 24 Oct 09 08:44:41 PM UTC 24 255467818 ps
T234 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_smoke.855731615 Oct 09 08:44:35 PM UTC 24 Oct 09 08:44:41 PM UTC 24 105497349 ps
T52 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_init_fail.4018151974 Oct 09 08:44:36 PM UTC 24 Oct 09 08:44:44 PM UTC 24 498158384 ps
T128 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_parallel_key_req.1932968607 Oct 09 08:44:03 PM UTC 24 Oct 09 08:44:46 PM UTC 24 2738725032 ps
T240 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_regwen.3797445484 Oct 09 08:44:42 PM UTC 24 Oct 09 08:44:48 PM UTC 24 381962637 ps
T241 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_alert_test.1129173271 Oct 09 08:44:48 PM UTC 24 Oct 09 08:44:53 PM UTC 24 75315211 ps
T19 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_test_access.3185555721 Oct 09 08:44:28 PM UTC 24 Oct 09 08:44:54 PM UTC 24 1034262674 ps
T266 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_esc.1492788113 Oct 09 08:44:40 PM UTC 24 Oct 09 08:44:56 PM UTC 24 419128729 ps
T9 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_dai_errs.264589595 Oct 09 08:44:23 PM UTC 24 Oct 09 08:44:58 PM UTC 24 3109677898 ps
T175 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_errs.2963272949 Oct 09 08:44:42 PM UTC 24 Oct 09 08:45:02 PM UTC 24 505700046 ps
T143 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_background_chks.2703833164 Oct 09 08:44:51 PM UTC 24 Oct 09 08:45:02 PM UTC 24 856769117 ps
T293 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_smoke.1253379716 Oct 09 08:44:49 PM UTC 24 Oct 09 08:45:03 PM UTC 24 683341789 ps
T54 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_init_fail.1445337771 Oct 09 08:44:50 PM UTC 24 Oct 09 08:45:03 PM UTC 24 2730886768 ps
T119 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_key_req.2799310737 Oct 09 08:44:42 PM UTC 24 Oct 09 08:45:03 PM UTC 24 882374904 ps
T120 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/2.otp_ctrl_parallel_key_req.1697791466 Oct 09 08:44:25 PM UTC 24 Oct 09 08:45:03 PM UTC 24 8739220109 ps
T129 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_dai_lock.3798894297 Oct 09 08:44:40 PM UTC 24 Oct 09 08:45:04 PM UTC 24 1469268866 ps
T196 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_parallel_lc_req.2055180446 Oct 09 08:44:40 PM UTC 24 Oct 09 08:45:06 PM UTC 24 11068090537 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_macro_errs.3934540472 Oct 09 08:44:42 PM UTC 24 Oct 09 08:45:06 PM UTC 24 746579473 ps
T467 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_alert_test.3711790087 Oct 09 08:45:06 PM UTC 24 Oct 09 08:45:10 PM UTC 24 56035880 ps
T121 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_background_chks.1644858594 Oct 09 08:44:37 PM UTC 24 Oct 09 08:45:10 PM UTC 24 11946226129 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_check_fail.1442960774 Oct 09 08:45:00 PM UTC 24 Oct 09 08:45:12 PM UTC 24 302881701 ps
T110 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_init_fail.751191360 Oct 09 08:45:08 PM UTC 24 Oct 09 08:45:14 PM UTC 24 114702564 ps
T111 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_lock.3810984936 Oct 09 08:44:58 PM UTC 24 Oct 09 08:45:15 PM UTC 24 2764997081 ps
T112 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_smoke.1137976292 Oct 09 08:45:08 PM UTC 24 Oct 09 08:45:17 PM UTC 24 522955701 ps
T113 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_req.164758025 Oct 09 08:44:54 PM UTC 24 Oct 09 08:45:18 PM UTC 24 493694933 ps
T114 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_regwen.4077432853 Oct 09 08:45:04 PM UTC 24 Oct 09 08:45:20 PM UTC 24 4795871983 ps
T20 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_test_access.2020242932 Oct 09 08:45:04 PM UTC 24 Oct 09 08:45:21 PM UTC 24 560292107 ps
T115 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_lc_esc.3501863756 Oct 09 08:44:55 PM UTC 24 Oct 09 08:45:21 PM UTC 24 7976061682 ps
T116 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_test_access.2427273281 Oct 09 08:44:43 PM UTC 24 Oct 09 08:45:26 PM UTC 24 7481681843 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_macro_errs.1481805005 Oct 09 08:45:04 PM UTC 24 Oct 09 08:45:26 PM UTC 24 1530624703 ps
T298 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_key_req.2300184745 Oct 09 08:45:19 PM UTC 24 Oct 09 08:45:27 PM UTC 24 190961103 ps
T177 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_macro_errs.712303445 Oct 09 08:45:17 PM UTC 24 Oct 09 08:45:27 PM UTC 24 359641840 ps
T468 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_alert_test.131369416 Oct 09 08:45:23 PM UTC 24 Oct 09 08:45:27 PM UTC 24 54049496 ps
T299 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_regwen.1274316288 Oct 09 08:45:19 PM UTC 24 Oct 09 08:45:28 PM UTC 24 493529414 ps
T122 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_parallel_key_req.3049027802 Oct 09 08:45:04 PM UTC 24 Oct 09 08:45:30 PM UTC 24 723195398 ps
T373 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_smoke.598526357 Oct 09 08:45:23 PM UTC 24 Oct 09 08:45:31 PM UTC 24 829066720 ps
T60 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_init_fail.3685073804 Oct 09 08:45:23 PM UTC 24 Oct 09 08:45:32 PM UTC 24 654475614 ps
T167 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_esc.3359909949 Oct 09 08:45:13 PM UTC 24 Oct 09 08:45:32 PM UTC 24 1986052368 ps
T181 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_init_fail.1523101147 Oct 09 08:45:34 PM UTC 24 Oct 09 08:45:41 PM UTC 24 207043360 ps
T238 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_errs.364034286 Oct 09 08:45:15 PM UTC 24 Oct 09 08:45:35 PM UTC 24 301411493 ps
T239 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_parallel_lc_req.3104898054 Oct 09 08:45:12 PM UTC 24 Oct 09 08:45:36 PM UTC 24 862564783 ps
T469 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_alert_test.3584273745 Oct 09 08:45:33 PM UTC 24 Oct 09 08:45:37 PM UTC 24 55828599 ps
T294 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_test_access.1328729902 Oct 09 08:45:20 PM UTC 24 Oct 09 08:45:37 PM UTC 24 558605105 ps
T100 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_check_fail.87882697 Oct 09 08:44:42 PM UTC 24 Oct 09 08:45:38 PM UTC 24 3484267793 ps
T314 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_test_access.1426376900 Oct 09 08:45:33 PM UTC 24 Oct 09 08:45:41 PM UTC 24 166863286 ps
T372 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_lock.221978468 Oct 09 08:45:28 PM UTC 24 Oct 09 08:45:41 PM UTC 24 509905491 ps
T374 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_esc.2441954461 Oct 09 08:45:28 PM UTC 24 Oct 09 08:45:42 PM UTC 24 829438979 ps
T35 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_check_fail.206630046 Oct 09 08:45:16 PM UTC 24 Oct 09 08:45:43 PM UTC 24 767241862 ps
T295 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_smoke.1916134852 Oct 09 08:45:34 PM UTC 24 Oct 09 08:45:43 PM UTC 24 619235347 ps
T411 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_dai_lock.3531743916 Oct 09 08:45:14 PM UTC 24 Oct 09 08:45:43 PM UTC 24 1446545623 ps
T170 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_macro_errs.47063129 Oct 09 08:45:29 PM UTC 24 Oct 09 08:45:45 PM UTC 24 1521072495 ps
T224 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/5.otp_ctrl_background_chks.2926466924 Oct 09 08:45:11 PM UTC 24 Oct 09 08:45:46 PM UTC 24 13808935087 ps
T225 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_esc.3544373546 Oct 09 08:45:39 PM UTC 24 Oct 09 08:45:47 PM UTC 24 2713104688 ps
T226 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_lc_req.3649906528 Oct 09 08:45:39 PM UTC 24 Oct 09 08:45:48 PM UTC 24 467622979 ps
T227 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_lc_req.779272477 Oct 09 08:45:28 PM UTC 24 Oct 09 08:45:48 PM UTC 24 990144753 ps
T228 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_dai_errs.1093537945 Oct 09 08:45:28 PM UTC 24 Oct 09 08:45:49 PM UTC 24 1073733249 ps
T229 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_regwen.1599257307 Oct 09 08:45:33 PM UTC 24 Oct 09 08:45:49 PM UTC 24 838541091 ps
T230 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_alert_test.3503447974 Oct 09 08:45:45 PM UTC 24 Oct 09 08:45:49 PM UTC 24 177319629 ps
T231 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_dai_errs.1442869853 Oct 09 08:45:00 PM UTC 24 Oct 09 08:45:49 PM UTC 24 5181398080 ps
T183 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_init_fail.1086020275 Oct 09 08:45:46 PM UTC 24 Oct 09 08:45:51 PM UTC 24 249274782 ps
T261 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_parallel_key_req.1862140614 Oct 09 08:45:29 PM UTC 24 Oct 09 08:45:52 PM UTC 24 845816719 ps
T464 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_parallel_key_req.3713938889 Oct 09 08:45:42 PM UTC 24 Oct 09 08:45:54 PM UTC 24 1375043815 ps
T371 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_background_chks.254985834 Oct 09 08:45:37 PM UTC 24 Oct 09 08:45:57 PM UTC 24 942423918 ps
T470 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_alert_test.4287000659 Oct 09 08:45:53 PM UTC 24 Oct 09 08:45:57 PM UTC 24 194868928 ps
T423 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_req.2434099893 Oct 09 08:45:48 PM UTC 24 Oct 09 08:45:57 PM UTC 24 255092014 ps
T401 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_regwen.229489832 Oct 09 08:45:43 PM UTC 24 Oct 09 08:45:58 PM UTC 24 1085625105 ps
T315 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_test_access.2946755527 Oct 09 08:45:43 PM UTC 24 Oct 09 08:45:59 PM UTC 24 645441555 ps
T137 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_lc_esc.2620612613 Oct 09 08:45:50 PM UTC 24 Oct 09 08:46:00 PM UTC 24 1120161671 ps
T262 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_background_chks.4284728871 Oct 09 08:45:26 PM UTC 24 Oct 09 08:46:01 PM UTC 24 1521101060 ps
T471 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_smoke.849865591 Oct 09 08:45:55 PM UTC 24 Oct 09 08:46:01 PM UTC 24 129603676 ps
T13 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/4.otp_ctrl_stress_all_with_rand_reset.3066768343 Oct 09 08:45:04 PM UTC 24 Oct 09 08:46:01 PM UTC 24 11123132429 ps
T263 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_stress_all.3241746238 Oct 09 08:45:33 PM UTC 24 Oct 09 08:46:01 PM UTC 24 1041668177 ps
T318 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_errs.317951065 Oct 09 08:45:39 PM UTC 24 Oct 09 08:46:02 PM UTC 24 666156213 ps
T319 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_smoke.2291209951 Oct 09 08:45:45 PM UTC 24 Oct 09 08:46:02 PM UTC 24 1602673850 ps
T184 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_macro_errs.1204022064 Oct 09 08:45:42 PM UTC 24 Oct 09 08:46:03 PM UTC 24 2794907532 ps
T264 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_background_chks.1389785583 Oct 09 08:45:48 PM UTC 24 Oct 09 08:46:04 PM UTC 24 8322561579 ps
T61 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_init_fail.608625296 Oct 09 08:45:56 PM UTC 24 Oct 09 08:46:05 PM UTC 24 1750569743 ps
T320 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_dai_lock.1745234993 Oct 09 08:45:39 PM UTC 24 Oct 09 08:46:06 PM UTC 24 12181838525 ps
T321 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_lock.2154674935 Oct 09 08:45:50 PM UTC 24 Oct 09 08:46:07 PM UTC 24 1401877665 ps
T267 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_regwen.50134271 Oct 09 08:45:53 PM UTC 24 Oct 09 08:46:07 PM UTC 24 5288789953 ps
T472 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_alert_test.4023226045 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:08 PM UTC 24 108031056 ps
T135 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_background_chks.1449163181 Oct 09 08:45:58 PM UTC 24 Oct 09 08:46:08 PM UTC 24 387123971 ps
T76 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_check_fail.3406613270 Oct 09 08:45:51 PM UTC 24 Oct 09 08:46:11 PM UTC 24 961200362 ps
T422 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_req.3768489700 Oct 09 08:45:59 PM UTC 24 Oct 09 08:46:12 PM UTC 24 1147332218 ps
T156 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_lc_esc.2058073658 Oct 09 08:45:59 PM UTC 24 Oct 09 08:46:13 PM UTC 24 247363123 ps
T59 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/6.otp_ctrl_check_fail.3826996080 Oct 09 08:45:28 PM UTC 24 Oct 09 08:46:13 PM UTC 24 17876957899 ps
T103 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_init_fail.3334945701 Oct 09 08:46:06 PM UTC 24 Oct 09 08:46:13 PM UTC 24 304797606 ps
T252 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_regwen.1364206486 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:14 PM UTC 24 302689349 ps
T253 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_regwen.2271644190 Oct 09 08:46:09 PM UTC 24 Oct 09 08:46:16 PM UTC 24 375381269 ps
T254 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_parallel_key_req.2152817638 Oct 09 08:45:53 PM UTC 24 Oct 09 08:46:17 PM UTC 24 1730718112 ps
T255 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_req.381086782 Oct 09 08:46:06 PM UTC 24 Oct 09 08:46:17 PM UTC 24 3826432148 ps
T236 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_lc_esc.1700285979 Oct 09 08:46:06 PM UTC 24 Oct 09 08:46:18 PM UTC 24 175289427 ps
T256 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_errs.1180985185 Oct 09 08:46:00 PM UTC 24 Oct 09 08:46:19 PM UTC 24 3976730730 ps
T257 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_test_access.1015084784 Oct 09 08:45:53 PM UTC 24 Oct 09 08:46:23 PM UTC 24 1441622268 ps
T258 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_dai_lock.3772409901 Oct 09 08:46:00 PM UTC 24 Oct 09 08:46:23 PM UTC 24 2216893440 ps
T193 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_macro_errs.3897091082 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:24 PM UTC 24 532204791 ps
T245 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_test_access.1710443901 Oct 09 08:46:10 PM UTC 24 Oct 09 08:46:24 PM UTC 24 1183047269 ps
T246 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_smoke.1886302819 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:24 PM UTC 24 7790632151 ps
T247 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_alert_test.4158306555 Oct 09 08:46:20 PM UTC 24 Oct 09 08:46:25 PM UTC 24 154513486 ps
T248 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_smoke.3503585163 Oct 09 08:46:20 PM UTC 24 Oct 09 08:46:26 PM UTC 24 128409215 ps
T78 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_check_fail.2023083277 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:26 PM UTC 24 2066191866 ps
T53 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_init_fail.3188004951 Oct 09 08:46:20 PM UTC 24 Oct 09 08:46:27 PM UTC 24 129896724 ps
T249 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_check_fail.614257440 Oct 09 08:46:09 PM UTC 24 Oct 09 08:46:27 PM UTC 24 1787105047 ps
T250 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_errs.3758950310 Oct 09 08:46:08 PM UTC 24 Oct 09 08:46:27 PM UTC 24 3196572626 ps
T251 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_req.898390342 Oct 09 08:46:20 PM UTC 24 Oct 09 08:46:27 PM UTC 24 336806568 ps
T300 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all.1114970000 Oct 09 08:45:53 PM UTC 24 Oct 09 08:46:28 PM UTC 24 2035062095 ps
T379 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_dai_errs.1665241650 Oct 09 08:45:50 PM UTC 24 Oct 09 08:46:28 PM UTC 24 1006238823 ps
T446 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_check_fail.2881337145 Oct 09 08:46:21 PM UTC 24 Oct 09 08:46:28 PM UTC 24 242418177 ps
T375 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_lc_esc.3228667605 Oct 09 08:46:20 PM UTC 24 Oct 09 08:46:29 PM UTC 24 1851913365 ps
T402 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_regwen.1201004244 Oct 09 08:46:21 PM UTC 24 Oct 09 08:46:30 PM UTC 24 489711187 ps
T384 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_macro_errs.3544762325 Oct 09 08:46:09 PM UTC 24 Oct 09 08:46:30 PM UTC 24 1652380032 ps
T473 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_alert_test.1133236441 Oct 09 08:46:25 PM UTC 24 Oct 09 08:46:31 PM UTC 24 161957530 ps
T67 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/7.otp_ctrl_check_fail.3953647855 Oct 09 08:45:41 PM UTC 24 Oct 09 08:46:31 PM UTC 24 22892235031 ps
T189 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_init_fail.92030674 Oct 09 08:46:25 PM UTC 24 Oct 09 08:46:31 PM UTC 24 105928214 ps
T414 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_test_access.3461116536 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:31 PM UTC 24 10912835053 ps
T474 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_smoke.3283156579 Oct 09 08:46:25 PM UTC 24 Oct 09 08:46:31 PM UTC 24 436564328 ps
T409 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_dai_lock.3726093612 Oct 09 08:46:08 PM UTC 24 Oct 09 08:46:33 PM UTC 24 936674360 ps
T192 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_macro_errs.2735387058 Oct 09 08:45:51 PM UTC 24 Oct 09 08:46:33 PM UTC 24 3394242419 ps
T475 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_lock.148689346 Oct 09 08:46:21 PM UTC 24 Oct 09 08:46:34 PM UTC 24 4380591894 ps
T460 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_esc.3865821496 Oct 09 08:46:26 PM UTC 24 Oct 09 08:46:34 PM UTC 24 120497420 ps
T311 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_alert_test.2347358093 Oct 09 08:46:31 PM UTC 24 Oct 09 08:46:35 PM UTC 24 709859102 ps
T456 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_parallel_key_req.1663170400 Oct 09 08:46:21 PM UTC 24 Oct 09 08:46:35 PM UTC 24 355795061 ps
T415 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_parallel_key_req.4046800199 Oct 09 08:46:04 PM UTC 24 Oct 09 08:46:36 PM UTC 24 1179780833 ps
T406 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_regwen.2359929958 Oct 09 08:46:28 PM UTC 24 Oct 09 08:46:36 PM UTC 24 257699496 ps
T312 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_test_access.1610971489 Oct 09 08:46:28 PM UTC 24 Oct 09 08:46:37 PM UTC 24 340905949 ps
T476 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_smoke.4139802485 Oct 09 08:46:37 PM UTC 24 Oct 09 08:46:44 PM UTC 24 807186215 ps
T418 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_lock.1197811575 Oct 09 08:46:49 PM UTC 24 Oct 09 08:47:24 PM UTC 24 975550057 ps
T155 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_esc.1464066459 Oct 09 08:46:33 PM UTC 24 Oct 09 08:46:38 PM UTC 24 100591778 ps
T477 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_alert_test.905626742 Oct 09 08:46:35 PM UTC 24 Oct 09 08:46:39 PM UTC 24 97980126 ps
T182 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_init_fail.4159297095 Oct 09 08:46:33 PM UTC 24 Oct 09 08:46:39 PM UTC 24 1577022447 ps
T455 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_lc_req.4189590999 Oct 09 08:46:25 PM UTC 24 Oct 09 08:46:40 PM UTC 24 370242240 ps
T478 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_smoke.3870546078 Oct 09 08:47:12 PM UTC 24 Oct 09 08:47:28 PM UTC 24 3987575610 ps
T410 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_parallel_key_req.1330623427 Oct 09 08:46:09 PM UTC 24 Oct 09 08:46:41 PM UTC 24 651608511 ps
T322 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_test_access.1434065568 Oct 09 08:46:22 PM UTC 24 Oct 09 08:46:43 PM UTC 24 7902743277 ps
T323 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_regwen.2958819751 Oct 09 08:46:35 PM UTC 24 Oct 09 08:46:44 PM UTC 24 158618623 ps
T187 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_init_fail.2636447777 Oct 09 08:46:38 PM UTC 24 Oct 09 08:46:44 PM UTC 24 140556689 ps
T171 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_macro_errs.4245612878 Oct 09 08:46:21 PM UTC 24 Oct 09 08:46:45 PM UTC 24 1018424163 ps
T296 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_smoke.4249997800 Oct 09 08:46:31 PM UTC 24 Oct 09 08:46:45 PM UTC 24 1895266707 ps
T324 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_lc_req.318202660 Oct 09 08:46:33 PM UTC 24 Oct 09 08:46:46 PM UTC 24 859491643 ps
T237 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_esc.2275367380 Oct 09 08:46:38 PM UTC 24 Oct 09 08:46:46 PM UTC 24 756722577 ps
T313 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_test_access.2294586450 Oct 09 08:46:35 PM UTC 24 Oct 09 08:46:47 PM UTC 24 1680231592 ps
T194 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_macro_errs.192551239 Oct 09 08:46:33 PM UTC 24 Oct 09 08:46:47 PM UTC 24 1995246336 ps
T265 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_dai_errs.3781716475 Oct 09 08:46:21 PM UTC 24 Oct 09 08:46:50 PM UTC 24 1567713400 ps
T479 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_alert_test.873565997 Oct 09 08:46:47 PM UTC 24 Oct 09 08:46:51 PM UTC 24 131653258 ps
T444 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_parallel_key_req.765377532 Oct 09 08:46:28 PM UTC 24 Oct 09 08:46:52 PM UTC 24 1007405184 ps
T190 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_init_fail.2650012937 Oct 09 08:46:47 PM UTC 24 Oct 09 08:46:53 PM UTC 24 137956767 ps
T382 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_errs.3013937289 Oct 09 08:46:33 PM UTC 24 Oct 09 08:46:54 PM UTC 24 932637258 ps
T412 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_lock.320265964 Oct 09 08:46:27 PM UTC 24 Oct 09 08:46:55 PM UTC 24 803937772 ps
T480 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_smoke.268276588 Oct 09 08:46:47 PM UTC 24 Oct 09 08:46:55 PM UTC 24 362391617 ps
T404 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_regwen.1246427560 Oct 09 08:46:43 PM UTC 24 Oct 09 08:46:55 PM UTC 24 452326750 ps
T481 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_esc.4005734016 Oct 09 08:46:47 PM UTC 24 Oct 09 08:46:56 PM UTC 24 605680503 ps
T380 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_errs.4061552275 Oct 09 08:46:39 PM UTC 24 Oct 09 08:46:58 PM UTC 24 2133954454 ps
T419 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_test_access.2241071615 Oct 09 08:46:43 PM UTC 24 Oct 09 08:46:58 PM UTC 24 517893661 ps
T37 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_check_fail.1318260090 Oct 09 08:46:28 PM UTC 24 Oct 09 08:47:00 PM UTC 24 10346395284 ps
T482 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_macro_errs.1341285909 Oct 09 08:46:52 PM UTC 24 Oct 09 08:47:00 PM UTC 24 286956003 ps
T36 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_check_fail.212213823 Oct 09 08:46:33 PM UTC 24 Oct 09 08:47:00 PM UTC 24 7141635628 ps
T421 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_parallel_key_req.1177348614 Oct 09 08:46:33 PM UTC 24 Oct 09 08:47:01 PM UTC 24 710876034 ps
T483 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_regwen.3397577104 Oct 09 08:46:54 PM UTC 24 Oct 09 08:47:01 PM UTC 24 143483285 ps
T484 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_alert_test.1834963262 Oct 09 08:46:58 PM UTC 24 Oct 09 08:47:01 PM UTC 24 213606271 ps
T14 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/8.otp_ctrl_stress_all_with_rand_reset.4230713566 Oct 09 08:45:53 PM UTC 24 Oct 09 08:47:01 PM UTC 24 1850899042 ps
T15 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all_with_rand_reset.2305498376 Oct 09 08:46:56 PM UTC 24 Oct 09 08:47:24 PM UTC 24 1026164945 ps
T440 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_macro_errs.4263056093 Oct 09 08:46:40 PM UTC 24 Oct 09 08:47:03 PM UTC 24 1756762278 ps
T485 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_test_access.978527281 Oct 09 08:47:12 PM UTC 24 Oct 09 08:47:25 PM UTC 24 843520278 ps
T443 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_lc_req.3445478841 Oct 09 08:46:38 PM UTC 24 Oct 09 08:47:03 PM UTC 24 872518098 ps
T292 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_lc_req.4025817732 Oct 09 08:46:47 PM UTC 24 Oct 09 08:47:03 PM UTC 24 369867069 ps
T413 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_dai_lock.279863255 Oct 09 08:46:39 PM UTC 24 Oct 09 08:47:04 PM UTC 24 760537121 ps
T465 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_parallel_key_req.784314497 Oct 09 08:46:42 PM UTC 24 Oct 09 08:47:05 PM UTC 24 2343821598 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_init_fail.3111973605 Oct 09 08:46:59 PM UTC 24 Oct 09 08:47:05 PM UTC 24 488031742 ps
T486 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_dai_errs.2600757697 Oct 09 08:46:28 PM UTC 24 Oct 09 08:47:05 PM UTC 24 980168008 ps
T487 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_test_access.2866622246 Oct 09 08:46:56 PM UTC 24 Oct 09 08:47:06 PM UTC 24 857819190 ps
T488 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_smoke.1233690986 Oct 09 08:46:58 PM UTC 24 Oct 09 08:47:07 PM UTC 24 398367880 ps
T21 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/10.otp_ctrl_stress_all_with_rand_reset.3402065031 Oct 09 08:46:17 PM UTC 24 Oct 09 08:47:07 PM UTC 24 2012656311 ps
T297 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/14.otp_ctrl_check_fail.953308201 Oct 09 08:46:40 PM UTC 24 Oct 09 08:47:08 PM UTC 24 4242154737 ps
T489 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_check_fail.4125165133 Oct 09 08:46:52 PM UTC 24 Oct 09 08:47:08 PM UTC 24 1288180908 ps
T138 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/9.otp_ctrl_stress_all.1002399767 Oct 09 08:46:04 PM UTC 24 Oct 09 08:47:08 PM UTC 24 72018492112 ps
T104 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_esc.572538039 Oct 09 08:47:03 PM UTC 24 Oct 09 08:47:08 PM UTC 24 202969215 ps
T433 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/13.otp_ctrl_dai_lock.3641895957 Oct 09 08:46:33 PM UTC 24 Oct 09 08:47:09 PM UTC 24 12335829508 ps
T172 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/12.otp_ctrl_macro_errs.2049873381 Oct 09 08:46:28 PM UTC 24 Oct 09 08:47:10 PM UTC 24 2370130244 ps
T490 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_dai_lock.2749406598 Oct 09 08:47:15 PM UTC 24 Oct 09 08:47:26 PM UTC 24 971903448 ps
T491 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_stress_all.1720056933 Oct 09 08:46:56 PM UTC 24 Oct 09 08:47:11 PM UTC 24 6040037869 ps
T492 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_regwen.655616305 Oct 09 08:47:17 PM UTC 24 Oct 09 08:47:28 PM UTC 24 280744349 ps
T466 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_parallel_key_req.3183558512 Oct 09 08:46:54 PM UTC 24 Oct 09 08:47:12 PM UTC 24 1093604478 ps
T493 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_lock.3378520977 Oct 09 08:47:03 PM UTC 24 Oct 09 08:47:12 PM UTC 24 520524096 ps
T494 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_key_req.35338163 Oct 09 08:47:03 PM UTC 24 Oct 09 08:47:13 PM UTC 24 1128866537 ps
T495 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_alert_test.3460206703 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:13 PM UTC 24 718265119 ps
T496 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_alert_test.3272904427 Oct 09 08:47:12 PM UTC 24 Oct 09 08:47:16 PM UTC 24 121324435 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_init_fail.1681452454 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:16 PM UTC 24 2266410590 ps
T405 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_regwen.2926519357 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:16 PM UTC 24 309369304 ps
T497 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_key_req.2066078191 Oct 09 08:47:10 PM UTC 24 Oct 09 08:47:17 PM UTC 24 121303108 ps
T134 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/3.otp_ctrl_stress_all.932833523 Oct 09 08:44:44 PM UTC 24 Oct 09 08:47:18 PM UTC 24 7916523182 ps
T268 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_req.2025153709 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:19 PM UTC 24 896092862 ps
T461 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_parallel_lc_esc.2694482507 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:19 PM UTC 24 460285187 ps
T498 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_key_req.3240432605 Oct 09 08:47:17 PM UTC 24 Oct 09 08:47:26 PM UTC 24 237910323 ps
T432 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/11.otp_ctrl_stress_all.3005087914 Oct 09 08:46:25 PM UTC 24 Oct 09 08:47:20 PM UTC 24 1841403391 ps
T499 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_macro_errs.2088265763 Oct 09 08:47:03 PM UTC 24 Oct 09 08:47:20 PM UTC 24 743947822 ps
T500 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_check_fail.2296525276 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:20 PM UTC 24 477805134 ps
T501 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_smoke.1302637490 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:20 PM UTC 24 483881190 ps
T26 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/1.otp_ctrl_sec_cm.4034521497 Oct 09 08:44:14 PM UTC 24 Oct 09 08:47:21 PM UTC 24 20245131806 ps
T216 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_init_fail.3554985406 Oct 09 08:47:15 PM UTC 24 Oct 09 08:47:22 PM UTC 24 519396926 ps
T272 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_test_access.2244323139 Oct 09 08:47:09 PM UTC 24 Oct 09 08:47:22 PM UTC 24 532394888 ps
T273 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_esc.757192687 Oct 09 08:47:15 PM UTC 24 Oct 09 08:47:22 PM UTC 24 1261240115 ps
T274 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/17.otp_ctrl_regwen.2148198856 Oct 09 08:47:10 PM UTC 24 Oct 09 08:47:22 PM UTC 24 351604018 ps
T140 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_check_fail.2594555299 Oct 09 08:47:03 PM UTC 24 Oct 09 08:47:22 PM UTC 24 1609848625 ps
T275 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/15.otp_ctrl_dai_errs.870657618 Oct 09 08:46:49 PM UTC 24 Oct 09 08:47:23 PM UTC 24 2476657129 ps
T276 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_dai_errs.899697372 Oct 09 08:47:03 PM UTC 24 Oct 09 08:47:23 PM UTC 24 1275304309 ps
T277 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_parallel_lc_req.2107719730 Oct 09 08:47:15 PM UTC 24 Oct 09 08:47:28 PM UTC 24 348284416 ps
T278 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/18.otp_ctrl_alert_test.4250854527 Oct 09 08:47:25 PM UTC 24 Oct 09 08:47:28 PM UTC 24 123864976 ps
T269 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/16.otp_ctrl_parallel_lc_req.341578672 Oct 09 08:46:59 PM UTC 24 Oct 09 08:47:29 PM UTC 24 3400954664 ps
T217 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_init_fail.2584727576 Oct 09 08:47:25 PM UTC 24 Oct 09 08:47:29 PM UTC 24 98903219 ps
T502 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_alert_test.3240452391 Oct 09 08:47:27 PM UTC 24 Oct 09 08:47:32 PM UTC 24 153141183 ps
T503 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_smoke.2277039568 Oct 09 08:47:25 PM UTC 24 Oct 09 08:47:32 PM UTC 24 519220737 ps
T504 /workspaces/repo/scratch/os_regression_2024_10_08/otp_ctrl-sim-vcs/coverage/default/19.otp_ctrl_dai_lock.3016695942 Oct 09 08:47:25 PM UTC 24 Oct 09 08:47:33 PM UTC 24 938420133 ps