Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17139 |
1 |
|
|
T2 |
40 |
|
T5 |
8 |
|
T6 |
36 |
auto[1] |
24218 |
1 |
|
|
T2 |
45 |
|
T4 |
1 |
|
T5 |
14 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
34679 |
1 |
|
|
T2 |
65 |
|
T4 |
1 |
|
T5 |
17 |
auto[1] |
9336 |
1 |
|
|
T2 |
20 |
|
T4 |
1 |
|
T5 |
5 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18499 |
1 |
|
|
T2 |
35 |
|
T4 |
1 |
|
T5 |
9 |
auto[1] |
25516 |
1 |
|
|
T2 |
50 |
|
T4 |
1 |
|
T5 |
13 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4454 |
1 |
|
|
T2 |
9 |
|
T5 |
3 |
|
T6 |
3 |
auto[0] |
auto[0] |
auto[1] |
9507 |
1 |
|
|
T2 |
25 |
|
T5 |
5 |
|
T6 |
21 |
auto[0] |
auto[1] |
auto[0] |
4421 |
1 |
|
|
T2 |
6 |
|
T5 |
1 |
|
T6 |
4 |
auto[0] |
auto[1] |
auto[1] |
13639 |
1 |
|
|
T2 |
25 |
|
T5 |
8 |
|
T6 |
29 |
auto[1] |
auto[0] |
auto[0] |
3178 |
1 |
|
|
T2 |
6 |
|
T6 |
12 |
|
T8 |
7 |
auto[1] |
auto[1] |
auto[0] |
6158 |
1 |
|
|
T2 |
14 |
|
T4 |
1 |
|
T5 |
5 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |