Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
16199 |
1 |
|
|
T1 |
2 |
|
T2 |
12 |
|
T3 |
4 |
auto[1] |
23474 |
1 |
|
|
T1 |
4 |
|
T2 |
24 |
|
T3 |
8 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
33176 |
1 |
|
|
T1 |
3 |
|
T2 |
25 |
|
T3 |
8 |
auto[1] |
9056 |
1 |
|
|
T1 |
3 |
|
T2 |
11 |
|
T3 |
4 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17279 |
1 |
|
|
T1 |
6 |
|
T2 |
16 |
|
T3 |
12 |
auto[1] |
24953 |
1 |
|
|
T2 |
20 |
|
T5 |
1 |
|
T7 |
487 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
3905 |
1 |
|
|
T1 |
1 |
|
T2 |
4 |
|
T3 |
2 |
auto[0] |
auto[0] |
auto[1] |
9192 |
1 |
|
|
T2 |
8 |
|
T7 |
130 |
|
T14 |
162 |
auto[0] |
auto[1] |
auto[0] |
4038 |
1 |
|
|
T1 |
2 |
|
T2 |
1 |
|
T3 |
6 |
auto[0] |
auto[1] |
auto[1] |
13482 |
1 |
|
|
T2 |
12 |
|
T7 |
356 |
|
T14 |
334 |
auto[1] |
auto[0] |
auto[0] |
3102 |
1 |
|
|
T1 |
1 |
|
T3 |
2 |
|
T4 |
2 |
auto[1] |
auto[1] |
auto[0] |
5954 |
1 |
|
|
T1 |
2 |
|
T2 |
11 |
|
T3 |
2 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |