Summary for Variable esc_reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for esc_reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
40120 |
1 |
|
|
T1 |
32 |
|
T2 |
16 |
|
T3 |
86 |
auto[1] |
3411 |
1 |
|
|
T6 |
3 |
|
T9 |
1 |
|
T14 |
20 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
17629 |
1 |
|
|
T1 |
14 |
|
T3 |
36 |
|
T6 |
7 |
auto[1] |
25902 |
1 |
|
|
T1 |
18 |
|
T2 |
16 |
|
T3 |
50 |
Summary for Cross reset_cross
Samples crossed: esc_reset_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
3 |
0 |
3 |
100.00 |
|
Automatically Generated Cross Bins |
3 |
0 |
3 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
esc_reset_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
14218 |
1 |
|
|
T1 |
14 |
|
T3 |
36 |
|
T6 |
4 |
auto[0] |
auto[1] |
25902 |
1 |
|
|
T1 |
18 |
|
T2 |
16 |
|
T3 |
50 |
auto[1] |
auto[0] |
3411 |
1 |
|
|
T6 |
3 |
|
T9 |
1 |
|
T14 |
20 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |