Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : pwrmgr_clock_enables_sva_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_pwrmgr_sva_0.1/pwrmgr_clock_enables_sva_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.pwrmgr_clock_enables_sva_if 100.00 100.00 100.00 100.00



Module Instance : tb.dut.pwrmgr_clock_enables_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.62 100.00 83.87 99.21 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : pwrmgr_clock_enables_sva_if
Line No.TotalCoveredPercent
TOTAL22100.00
ALWAYS3011100.00
ALWAYS3711100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_pwrmgr_sva_0.1/pwrmgr_clock_enables_sva_if.sv' or '../src/lowrisc_dv_pwrmgr_sva_0.1/pwrmgr_clock_enables_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
30 1 1
37 1 1


Cond Coverage for Module : pwrmgr_clock_enables_sva_if
TotalCoveredPercent
Conditions55100.00
Logical55100.00
Non-Logical00
Event00

 LINE       30
 EXPRESSION (((!rst_ni)) || disable_sva)
             -----1-----    -----2-----
-1--2-StatusTests
00CoveredT2,T5,T8
01CoveredT1,T2,T3
10CoveredT9,T21,T44

 LINE       37
 EXPRESSION (fast_state == FastPwrStateActive)
            -----------------1----------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

Assert Coverage for Module : pwrmgr_clock_enables_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 7 7 100.00 7 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 7 7 100.00 7 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
CoreClkPwrDown_A 5103899 13335 0 0
CoreClkPwrUp_A 5103899 170733 0 0
IoClkPwrDown_A 5103899 13335 0 0
IoClkPwrUp_A 5103899 170733 0 0
UsbClkActive_A 5103899 3495 0 0
UsbClkPwrDown_A 5103899 13335 0 0
UsbClkPwrUp_A 5103899 170733 0 0


CoreClkPwrDown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 13335 0 0
T2 1927 7 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 1 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 10 0 0
T9 44790 85 0 0
T10 1098 3 0 0
T21 0 32 0 0
T24 8383 26 0 0
T58 0 9 0 0
T79 0 2 0 0
T80 0 4 0 0

CoreClkPwrUp_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 170733 0 0
T2 1927 92 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 14 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 80 0 0
T9 44790 1227 0 0
T10 1098 48 0 0
T21 0 439 0 0
T24 8383 342 0 0
T44 0 35 0 0
T58 0 126 0 0
T79 0 33 0 0

IoClkPwrDown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 13335 0 0
T2 1927 7 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 1 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 10 0 0
T9 44790 85 0 0
T10 1098 3 0 0
T21 0 32 0 0
T24 8383 26 0 0
T58 0 9 0 0
T79 0 2 0 0
T80 0 4 0 0

IoClkPwrUp_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 170733 0 0
T2 1927 92 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 14 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 80 0 0
T9 44790 1227 0 0
T10 1098 48 0 0
T21 0 439 0 0
T24 8383 342 0 0
T44 0 35 0 0
T58 0 126 0 0
T79 0 33 0 0

UsbClkActive_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 3495 0 0
T2 1927 3 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 0 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 0 0 0
T9 44790 41 0 0
T10 1098 1 0 0
T13 0 1 0 0
T14 0 32 0 0
T21 0 1 0 0
T24 8383 0 0 0
T58 0 1 0 0
T62 0 2 0 0
T79 0 1 0 0
T80 0 1 0 0

UsbClkPwrDown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 13335 0 0
T2 1927 7 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 1 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 10 0 0
T9 44790 85 0 0
T10 1098 3 0 0
T21 0 32 0 0
T24 8383 26 0 0
T58 0 9 0 0
T79 0 2 0 0
T80 0 4 0 0

UsbClkPwrUp_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 5103899 170733 0 0
T2 1927 92 0 0
T3 363 0 0 0
T4 963 0 0 0
T5 414 14 0 0
T6 1591 0 0 0
T7 802 0 0 0
T8 1618 80 0 0
T9 44790 1227 0 0
T10 1098 48 0 0
T21 0 439 0 0
T24 8383 342 0 0
T44 0 35 0 0
T58 0 126 0 0
T79 0 33 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%