Unified Coverage Report :: Module :: prim_count

Module : prim_count

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.96			97.96

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_count_0/rtl/prim_count.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_esc_rx.u_prim_count	97.96			97.96

---

Module Instance : tb.dut.u_esc_rx.u_prim_count

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.96			97.96

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.96			97.96

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00			100.00				u_esc_rx

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Toggle Coverage for Module : prim_count

	Total	Covered	Percent
Totals	7	6	85.71
Total Bits	98	96	97.96
Total Bits 0->1	49	48	97.96
Total Bits 1->0	49	48	97.96

Ports	7	6	85.71
Port Bits	98	96	97.96
Port Bits 0->1	49	48	97.96
Port Bits 1->0	49	48	97.96

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T2,T3,T4	Yes	T1,T2,T3	INPUT
clr_i	Unreachable	Unreachable		Unreachable		INPUT
set_i	No	No		No		INPUT
set_cnt_i[21:0]	Unreachable	Unreachable		Unreachable		INPUT
incr_en_i	Yes	Yes	T19,T27	Yes	T19,T27	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[21:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[21:0]	Yes	Yes	T19,T27	Yes	T19,T27	OUTPUT
cnt_after_commit_o[21:0]	Yes	Yes	T19,T27	Yes	T19,T27	OUTPUT
err_o	Yes	Yes	T17,T18,T19	Yes	T17,T18,T19	OUTPUT