Summary for Variable enable_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for enable_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
16989 |
1 |
|
|
T1 |
3 |
|
T5 |
9 |
|
T7 |
57 |
auto[1] |
26607 |
1 |
|
|
T1 |
6 |
|
T5 |
13 |
|
T7 |
49 |
Summary for Variable reset_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for reset_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
36641 |
1 |
|
|
T1 |
5 |
|
T2 |
17 |
|
T4 |
1 |
auto[1] |
9714 |
1 |
|
|
T1 |
4 |
|
T5 |
10 |
|
T7 |
19 |
Summary for Variable sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for sleep_cp
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
18907 |
1 |
|
|
T1 |
9 |
|
T4 |
1 |
|
T5 |
22 |
auto[1] |
27448 |
1 |
|
|
T2 |
17 |
|
T6 |
8 |
|
T7 |
61 |
Summary for Cross reset_cross
Samples crossed: reset_cp enable_cp sleep_cp
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
TOTAL |
6 |
0 |
6 |
100.00 |
|
Automatically Generated Cross Bins |
6 |
0 |
6 |
100.00 |
|
User Defined Cross Bins |
0 |
0 |
0 |
|
|
Automatically Generated Cross Bins for reset_cross
Bins
reset_cp | enable_cp | sleep_cp | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
auto[0] |
4161 |
1 |
|
|
T5 |
4 |
|
T7 |
16 |
|
T8 |
6 |
auto[0] |
auto[0] |
auto[1] |
9550 |
1 |
|
|
T7 |
33 |
|
T8 |
23 |
|
T23 |
21 |
auto[0] |
auto[1] |
auto[0] |
4738 |
1 |
|
|
T1 |
5 |
|
T5 |
8 |
|
T7 |
10 |
auto[0] |
auto[1] |
auto[1] |
15433 |
1 |
|
|
T7 |
28 |
|
T8 |
27 |
|
T23 |
29 |
auto[1] |
auto[0] |
auto[0] |
3278 |
1 |
|
|
T1 |
3 |
|
T5 |
5 |
|
T7 |
8 |
auto[1] |
auto[1] |
auto[0] |
6436 |
1 |
|
|
T1 |
1 |
|
T5 |
5 |
|
T7 |
11 |
User Defined Cross Bins for reset_cross
Excluded/Illegal bins
NAME | COUNT | STATUS |
illegal |
0 |
Illegal |