PWRMGR Lint Results
Wednesday August 21 2024 23:02:35 UTC
Branch: os_regression
Tool: ASCENTLINT
| Build Mode |
Flow Infos |
Flow Warnings |
Flow Errors |
Lint Infos |
Lint Warnings |
Lint Errors |
| default |
0 |
0 |
0 |
177 |
0 |
0 |
Messages for Build Mode 'default'
Lint Infos
I FSM_DEFAULT_REQ: prim_sync_reqack.sv:253 Next state register 'gen_nrz_hs_protocol.src_fsm_ns' has no assignment in the default branch of the case statement for this finite state machine New
I FSM_DEFAULT_REQ: prim_sync_reqack.sv:297 Next state register 'gen_nrz_hs_protocol.dst_fsm_ns' has no assignment in the default branch of the case statement for this finite state machine New
I FSM_DEFAULT_REQ: prim_diff_decode.sv:158 Next state register 'gen_async.state_d' has no assignment in the default branch of the case statement for this finite state machine New
I NESTED_SUBPROG: lc_ctrl_pkg.sv:208 Function 'lc_tx_and' is called from within a function New
I NESTED_SUBPROG: prim_mubi_pkg.sv:125 Function 'mubi4_or' is called from within a function New
I NESTED_SUBPROG: prim_mubi_pkg.sv:132 Function 'mubi4_and' is called from within a function New
I NESTED_SUBPROG: tlul_pkg.sv:143 Function 'prim_mubi_pkg::mubi4_test_invalid' is called from within a function New
I CASE_INC: pwrmgr_fsm.sv:282 Case statement tag not specified for value 'b000000000000 and many other values New
I CASE_INC: pwrmgr_slow_fsm.sv:156 Case statement tag not specified for value 'b0000000000 and many other values New
I CASE_INC: prim_alert_sender.sv:199 Case statement tag not specified for value 'b111 New
I CASE_INC: prim_diff_decode.sv:115 Case statement tag not specified for value 'b11 New
I CASE_INC: prim_esc_receiver.sv:178 Case statement tag not specified for value 'b101 and 2 other values New
I CASE_INC: tlul_err.sv:62 Case statement tag not specified for value 'h3 New
I ONE_BIT_VEC: pwrmgr.sv:14 Declaration range '[NumAlerts - 1:0]' ([0:0]) of 'AlertAsyncOn' has a length of one, instance 'pwrmgr' of module 'pwrmgr' (NumAlerts=1) New
I ONE_BIT_VEC: pwrmgr.sv:32 Declaration range '[NumAlerts - 1:0]' ([0:0]) of 'alert_rx_i' has a length of one, instance 'pwrmgr' of module 'pwrmgr' (NumAlerts=1) New
I ONE_BIT_VEC: pwrmgr.sv:33 Declaration range '[NumAlerts - 1:0]' ([0:0]) of 'alert_tx_o' has a length of one, instance 'pwrmgr' of module 'pwrmgr' (NumAlerts=1) New
I ONE_BIT_VEC: pwrmgr.sv:312 Declaration range '[NumAlerts - 1:0]' ([0:0]) of 'alert_test' has a length of one, instance 'pwrmgr' of module 'pwrmgr' (NumAlerts=1) New
I ONE_BIT_VEC: pwrmgr_reg_top.sv:263 Declaration range '[0:0]' of 'intr_test_flds_we' has a length of one New
I ONE_BIT_VEC: pwrmgr_reg_top.sv:283 Declaration range '[0:0]' of 'alert_test_flds_we' has a length of one New
I ONE_BIT_VEC: pwrmgr_reg_top.sv:486 Declaration range '[0:0]' of 'cfg_cdc_sync_flds_we' has a length of one New
I ONE_BIT_VEC: prim_buf.sv:24 Declaration range '[Width - 1:0]' ([0:0]) of 'in_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req.u_secure_anchor_buf' of module 'prim_buf' (Width=1) New
I ONE_BIT_VEC: prim_buf.sv:25 Declaration range '[Width - 1:0]' ([0:0]) of 'out_o' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req.u_secure_anchor_buf' of module 'prim_buf' (Width=1) New
I ONE_BIT_VEC: prim_flop.sv:22 Declaration range '[Width - 1:0]' ([0:0]) of 'ResetValue' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic.u_sync_1' of module 'prim_flop' (Width=1) New
I ONE_BIT_VEC: prim_flop.sv:27 Declaration range '[Width - 1:0]' ([0:0]) of 'd_i' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic.u_sync_1' of module 'prim_flop' (Width=1) New
I ONE_BIT_VEC: prim_flop.sv:28 Declaration range '[Width - 1:0]' ([0:0]) of 'q_o' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic.u_sync_1' of module 'prim_flop' (Width=1) New
I ONE_BIT_VEC: prim_flop_2sync.sv:19 Declaration range '[Width - 1:0]' ([0:0]) of 'ResetValue' has a length of one, instance 'pwrmgr.u_ndm_sync' of module 'prim_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_flop_2sync.sv:25 Declaration range '[Width - 1:0]' ([0:0]) of 'd_i' has a length of one, instance 'pwrmgr.u_ndm_sync' of module 'prim_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_flop_2sync.sv:26 Declaration range '[Width - 1:0]' ([0:0]) of 'q_o' has a length of one, instance 'pwrmgr.u_ndm_sync' of module 'prim_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_xnor2.sv:21 Declaration range '[Width - 1:0]' ([0:0]) of 'in0_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_decode_esc.gen_no_async.u_xnor2_sigint' of module 'prim_xnor2' (Width=1) New
I ONE_BIT_VEC: prim_xnor2.sv:22 Declaration range '[Width - 1:0]' ([0:0]) of 'in1_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_decode_esc.gen_no_async.u_xnor2_sigint' of module 'prim_xnor2' (Width=1) New
I ONE_BIT_VEC: prim_xnor2.sv:23 Declaration range '[Width - 1:0]' ([0:0]) of 'out_o' has a length of one, instance 'pwrmgr.u_esc_rx.u_decode_esc.gen_no_async.u_xnor2_sigint' of module 'prim_xnor2' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:44 Declaration range '[Width - 1:0]' ([0:0]) of 'event_intr_i' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:47 Declaration range '[Width - 1:0]' ([0:0]) of 'reg2hw_intr_enable_q_i' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:48 Declaration range '[Width - 1:0]' ([0:0]) of 'reg2hw_intr_test_q_i' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:50 Declaration range '[Width - 1:0]' ([0:0]) of 'reg2hw_intr_state_q_i' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:52 Declaration range '[Width - 1:0]' ([0:0]) of 'hw2reg_intr_state_d_o' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:55 Declaration range '[Width - 1:0]' ([0:0]) of 'intr_o' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:58 Declaration range '[Width - 1:0]' ([0:0]) of 'status' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_intr_hw.sv:61 Declaration range '[Width - 1:0]' ([0:0]) of 'g_intr_event.new_event' has a length of one, instance 'pwrmgr.intr_wakeup' of module 'prim_intr_hw' (Width=1) New
I ONE_BIT_VEC: prim_generic_buf.sv:10 Declaration range '[Width - 1:0]' ([0:0]) of 'in_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req.u_secure_anchor_buf.gen_generic.u_impl_generic' of module 'prim_generic_buf' (Width=1) New
I ONE_BIT_VEC: prim_generic_buf.sv:11 Declaration range '[Width - 1:0]' ([0:0]) of 'out_o' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req.u_secure_anchor_buf.gen_generic.u_impl_generic' of module 'prim_generic_buf' (Width=1) New
I ONE_BIT_VEC: prim_generic_buf.sv:14 Declaration range '[Width - 1:0]' ([0:0]) of 'inv' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req.u_secure_anchor_buf.gen_generic.u_impl_generic' of module 'prim_generic_buf' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop.sv:9 Declaration range '[Width - 1:0]' ([0:0]) of 'ResetValue' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic.u_sync_1.gen_generic.u_impl_generic' of module 'prim_generic_flop' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop.sv:13 Declaration range '[Width - 1:0]' ([0:0]) of 'd_i' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic.u_sync_1.gen_generic.u_impl_generic' of module 'prim_generic_flop' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop.sv:14 Declaration range '[Width - 1:0]' ([0:0]) of 'q_o' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic.u_sync_1.gen_generic.u_impl_generic' of module 'prim_generic_flop' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop_2sync.sv:9 Declaration range '[Width - 1:0]' ([0:0]) of 'ResetValue' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic' of module 'prim_generic_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop_2sync.sv:14 Declaration range '[Width - 1:0]' ([0:0]) of 'd_i' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic' of module 'prim_generic_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop_2sync.sv:15 Declaration range '[Width - 1:0]' ([0:0]) of 'q_o' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic' of module 'prim_generic_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop_2sync.sv:18 Declaration range '[Width - 1:0]' ([0:0]) of 'd_o' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic' of module 'prim_generic_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_generic_flop_2sync.sv:19 Declaration range '[Width - 1:0]' ([0:0]) of 'intq' has a length of one, instance 'pwrmgr.u_ndm_sync.gen_generic.u_impl_generic' of module 'prim_generic_flop_2sync' (Width=1) New
I ONE_BIT_VEC: prim_generic_xnor2.sv:10 Declaration range '[Width - 1:0]' ([0:0]) of 'in0_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_decode_esc.gen_no_async.u_xnor2_sigint.gen_generic.u_impl_generic' of module 'prim_generic_xnor2' (Width=1) New
I ONE_BIT_VEC: prim_generic_xnor2.sv:11 Declaration range '[Width - 1:0]' ([0:0]) of 'in1_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_decode_esc.gen_no_async.u_xnor2_sigint.gen_generic.u_impl_generic' of module 'prim_generic_xnor2' (Width=1) New
I ONE_BIT_VEC: prim_generic_xnor2.sv:12 Declaration range '[Width - 1:0]' ([0:0]) of 'out_o' has a length of one, instance 'pwrmgr.u_esc_rx.u_decode_esc.gen_no_async.u_xnor2_sigint.gen_generic.u_impl_generic' of module 'prim_generic_xnor2' (Width=1) New
I ONE_BIT_VEC: prim_lc_sync.sv:30 Declaration range '[NumCopies - 1:0]' ([0:0]) of 'lc_en_o' has a length of one, instance 'pwrmgr.u_prim_lc_sync_dft_en' of module 'prim_lc_sync' (NumCopies=1) New
I ONE_BIT_VEC: prim_mubi4_sync.sv:38 Declaration range '[NumCopies - 1:0]' ([0:0]) of 'mubi_o' has a length of one, instance 'pwrmgr.u_cdc.u_sync_rom_ctrl' of module 'prim_mubi4_sync' (NumCopies=1) New
I ONE_BIT_VEC: prim_sec_anchor_buf.sv:10 Declaration range '[Width - 1:0]' ([0:0]) of 'in_i' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req' of module 'prim_sec_anchor_buf' (Width=1) New
I ONE_BIT_VEC: prim_sec_anchor_buf.sv:11 Declaration range '[Width - 1:0]' ([0:0]) of 'out_o' has a length of one, instance 'pwrmgr.u_esc_rx.u_prim_buf_esc_req' of module 'prim_sec_anchor_buf' (Width=1) New
I ONE_BIT_VEC: prim_subreg.sv:12 Declaration range '[DW - 1:0]' ([0:0]) of 'RESVAL' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg.sv:21 Declaration range '[DW - 1:0]' ([0:0]) of 'wd' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg.sv:25 Declaration range '[DW - 1:0]' ([0:0]) of 'd' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg.sv:29 Declaration range '[DW - 1:0]' ([0:0]) of 'q' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg.sv:34 Declaration range '[DW - 1:0]' ([0:0]) of 'ds' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg.sv:35 Declaration range '[DW - 1:0]' ([0:0]) of 'qs' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg.sv:39 Declaration range '[DW - 1:0]' ([0:0]) of 'wr_data' has a length of one, instance 'pwrmgr.u_reg.u_intr_state' of module 'prim_subreg' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:17 Declaration range '[DW - 1:0]' ([0:0]) of 'wd' has a length of one, instance 'pwrmgr.u_reg.u_intr_state.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:21 Declaration range '[DW - 1:0]' ([0:0]) of 'd' has a length of one, instance 'pwrmgr.u_reg.u_intr_state.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:24 Declaration range '[DW - 1:0]' ([0:0]) of 'q' has a length of one, instance 'pwrmgr.u_reg.u_intr_state.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:28 Declaration range '[DW - 1:0]' ([0:0]) of 'wr_data' has a length of one, instance 'pwrmgr.u_reg.u_intr_state.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:36 Declaration range '[DW - 1:0]' ([0:0]) of 'gen_w.unused_q' has a length of one, instance 'pwrmgr.u_reg.u_intr_enable.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:47 Declaration range '[DW - 1:0]' ([0:0]) of 'gen_ro.unused_wd' has a length of one, instance 'pwrmgr.u_reg.u_wake_status_val_0.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_arb.sv:48 Declaration range '[DW - 1:0]' ([0:0]) of 'gen_ro.unused_q' has a length of one, instance 'pwrmgr.u_reg.u_wake_status_val_0.wr_en_data_arb' of module 'prim_subreg_arb' (DW=1) New
I ONE_BIT_VEC: prim_subreg_ext.sv:12 Declaration range '[DW - 1:0]' ([0:0]) of 'wd' has a length of one, instance 'pwrmgr.u_reg.u_intr_test' of module 'prim_subreg_ext' (DW=1) New
I ONE_BIT_VEC: prim_subreg_ext.sv:14 Declaration range '[DW - 1:0]' ([0:0]) of 'd' has a length of one, instance 'pwrmgr.u_reg.u_intr_test' of module 'prim_subreg_ext' (DW=1) New
I ONE_BIT_VEC: prim_subreg_ext.sv:19 Declaration range '[DW - 1:0]' ([0:0]) of 'q' has a length of one, instance 'pwrmgr.u_reg.u_intr_test' of module 'prim_subreg_ext' (DW=1) New
I ONE_BIT_VEC: prim_subreg_ext.sv:20 Declaration range '[DW - 1:0]' ([0:0]) of 'ds' has a length of one, instance 'pwrmgr.u_reg.u_intr_test' of module 'prim_subreg_ext' (DW=1) New
I ONE_BIT_VEC: prim_subreg_ext.sv:21 Declaration range '[DW - 1:0]' ([0:0]) of 'qs' has a length of one, instance 'pwrmgr.u_reg.u_intr_test' of module 'prim_subreg_ext' (DW=1) New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'd_sink' has a length of one New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'tl' has a length of one New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'tl_d2h_t' has a length of one New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'tl_i' has a length of one New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'tl_o' has a length of one New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'tl_o_pre' has a length of one New
I ONE_BIT_VEC: tlul_pkg.sv:111 Declaration range '[top_pkg::TL_DIW - 1:0]' ([0:0]) of 'tl_reg_d2h' has a length of one New
I EXPLICIT_BITLEN: prim_esc_receiver.sv:115 Bit length not specified for constant '1' New
I EXPLICIT_BITLEN: prim_esc_receiver.sv:118 Bit length not specified for constant '1' New
I EXPLICIT_BITLEN: prim_util_pkg.sv:85 Bit length not specified for constant '1' New
I EXPLICIT_BITLEN: tlul_err.sv:69 Bit length not specified for constant "'h1" New
I EXPLICIT_BITLEN: tlul_err.sv:77 Bit length not specified for constant "'h2" New
I MIN_NAME_LEN: lc_ctrl_pkg.sv:182 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: lc_ctrl_pkg.sv:182 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: lc_ctrl_pkg.sv:187 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: lc_ctrl_pkg.sv:207 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: lc_ctrl_pkg.sv:207 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_fsm.sv:422 Name 'i' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:33 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:37 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:41 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:46 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:52 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:55 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:58 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:61 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:64 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:67 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:72 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:77 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:81 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:85 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:90 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:94 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:98 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:105 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:108 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:111 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:116 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:121 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:126 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:132 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:137 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:142 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:147 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:153 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:156 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:159 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:165 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:169 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: pwrmgr_reg_pkg.sv:173 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:80 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:80 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:85 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:106 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:106 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:111 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:124 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:124 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:131 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:131 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:212 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:212 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:217 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:238 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:238 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:243 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:256 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:256 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:263 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:263 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:344 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:344 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:349 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:370 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:370 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:375 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:388 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:388 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:395 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:395 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:476 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:476 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:481 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:502 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:502 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:507 Name 'k' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:520 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:520 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:527 Name 'a' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_mubi_pkg.sv:527 Name 'b' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_subreg.sv:25 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_subreg.sv:29 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_subreg_arb.sv:21 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_subreg_arb.sv:24 Name 'q' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_subreg_ext.sv:14 Name 'd' is shorter than minimum length 2 New
I MIN_NAME_LEN: prim_subreg_ext.sv:19 Name 'q' is shorter than minimum length 2 New
I CONST_OUTPUT: pwrmgr.sv:530 Output 'pwr_ast_o.slow_clk_en' is driven by constant one by port 'u_slow_fsm.ast_o.slow_clk_en' New
I CONST_OUTPUT: pwrmgr_slow_fsm.sv:341 Output 'ast_o.slow_clk_en' is driven by constant one New
I CONST_OUTPUT: tlul_adapter_reg.sv:91 Output 'addr_o[1:0]' is driven by constant zeros in module 'tlul_adapter_reg' (RegAw=7) New
I CONST_OUTPUT: tlul_adapter_reg.sv:195 Output 'intg_error_o' is driven by constant zero in module 'tlul_adapter_reg' (RegAw=7) New
Past Results