Unified Coverage Report :: Module :: rstmgr_crash_info

Module : rstmgr_crash_info

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_alert_info	100.00	100.00				100.00	100.00
tb.dut.u_cpu_info	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.u_alert_info

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.55	100.00	98.21	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_cpu_info

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
99.55	100.00	98.21	100.00			100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Module : rstmgr_crash_info ( parameter CrashDumpWidth=276,CrashStoreSlot=9,SlotCntWidth=4,TotalWidth=288 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_alert_info

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
ALWAYS	32	4	4	100.00
ALWAYS	40	2	2	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	45	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	1	1
33	1	1
34	1	1
35	1	1
			MISSING_ELSE
40	1	1
41	1	1
44		unreachable
45	1	1

---

Line Coverage for Module : rstmgr_crash_info ( parameter CrashDumpWidth=225,CrashStoreSlot=8,SlotCntWidth=3,TotalWidth=256 )
Line Coverage for Module self-instances :

SCORE	LINE
100.00	100.00

tb.dut.u_cpu_info

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
ALWAYS	32	4	4	100.00
ALWAYS	40	2	2	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	51	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	1	1
33	1	1
34	1	1
35	1	1
			MISSING_ELSE
40	1	1
41	1	1
44		unreachable
45	1	1
51		unreachable

---

Branch Coverage for Module : rstmgr_crash_info

	Line No.	Total	Covered	Percent
Branches		3	3	100.00
IF	32	3	3	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	32	if ((!rst_ni))
-2-:	34	if (dump_capture_i)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T3,T4
0	0	Covered	T1,T2,T3

---

Assert Coverage for Module : rstmgr_crash_info

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntStoreSlot_A	1010	1010	0	0
CntWidth_A	1010	1010	0	0

CntStoreSlot_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1010	1010	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T7	2	2	0	0
T8	2	2	0	0
T9	2	2	0	0
T10	2	2	0	0

CntWidth_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1010	1010	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T4	2	2	0	0
T5	2	2	0	0
T6	2	2	0	0
T7	2	2	0	0
T8	2	2	0	0
T9	2	2	0	0
T10	2	2	0	0

Line Coverage for Instance : tb.dut.u_alert_info

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
ALWAYS	32	4	4	100.00
ALWAYS	40	2	2	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	45	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	1	1
33	1	1
34	1	1
35	1	1
			MISSING_ELSE
40	1	1
41	1	1
44		unreachable
45	1	1

---

Branch Coverage for Instance : tb.dut.u_alert_info

	Line No.	Total	Covered	Percent
Branches		3	3	100.00
IF	32	3	3	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	32	if ((!rst_ni))
-2-:	34	if (dump_capture_i)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T3,T4
0	0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_alert_info

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntStoreSlot_A	505	505	0	0
CntWidth_A	505	505	0	0

CntStoreSlot_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	505	505	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

CntWidth_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	505	505	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

Line Coverage for Instance : tb.dut.u_cpu_info

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
ALWAYS	32	4	4	100.00
ALWAYS	40	2	2	100.00
CONT_ASSIGN	44	0	0
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	51	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
32	1	1
33	1	1
34	1	1
35	1	1
			MISSING_ELSE
40	1	1
41	1	1
44		unreachable
45	1	1
51		unreachable

---

Branch Coverage for Instance : tb.dut.u_cpu_info

	Line No.	Total	Covered	Percent
Branches		3	3	100.00
IF	32	3	3	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv' or '../src/lowrisc_opentitan_top_earlgrey_rstmgr_0.1/rtl/rstmgr_crash_info.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	32	if ((!rst_ni))
-2-:	34	if (dump_capture_i)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T2,T3,T4
0	0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_cpu_info

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CntStoreSlot_A	505	505	0	0
CntWidth_A	505	505	0	0

CntStoreSlot_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	505	505	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0

CntWidth_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	505	505	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T6	1	1	0	0
T7	1	1	0	0
T8	1	1	0	0
T9	1	1	0	0
T10	1	1	0	0