LINE 1361 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error))) ------1----- ---2-- -------3------
-1- | -2- | -3- | Status | Tests |
---|---|---|---|---|
0 | 1 | 1 | Covered | T2,T3,T5 |
1 | 0 | 1 | Covered | T2,T4,T5 |
1 | 1 | 0 | Covered | T61,T70,T93 |
1 | 1 | 1 | Covered | T2,T5,T8 |
LINE 1364 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error))) ------1----- ---2-- -------3------
-1- | -2- | -3- | Status | Tests |
---|---|---|---|---|
0 | 1 | 1 | Covered | T2,T3,T5 |
1 | 0 | 1 | Covered | T2,T4,T5 |
1 | 1 | 0 | Covered | T61,T90,T91 |
1 | 1 | 1 | Covered | T2,T5,T8 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |