Go
back
LINE 1358
EXPRESSION (addr_hit[24] & reg_we & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T2,T3,T4 |
| 1 | 0 | 1 | Covered | T2,T4,T5 |
| 1 | 1 | 0 | Covered | T80,T89,T94 |
| 1 | 1 | 1 | Covered | T2,T5,T7 |
LINE 1361
EXPRESSION (addr_hit[25] & reg_we & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T2,T3,T4 |
| 1 | 0 | 1 | Covered | T2,T4,T5 |
| 1 | 1 | 0 | Covered | T77,T80,T89 |
| 1 | 1 | 1 | Covered | T2,T5,T7 |
LINE 1364
EXPRESSION (addr_hit[26] & reg_we & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests |
|---|
| 0 | 1 | 1 | Covered | T2,T3,T4 |
| 1 | 0 | 1 | Covered | T2,T4,T5 |
| 1 | 1 | 0 | Covered | T77,T79,T80 |
| 1 | 1 | 1 | Covered | T2,T5,T7 |