LINE 1361 EXPRESSION (addr_hit[25] & reg_we & ((!reg_error))) ------1----- ---2-- -------3------
-1- | -2- | -3- | Status | Tests |
---|---|---|---|---|
0 | 1 | 1 | Covered | T1,T3,T5 |
1 | 0 | 1 | Covered | T3,T5,T6 |
1 | 1 | 0 | Covered | T65,T69,T71 |
1 | 1 | 1 | Covered | T3,T5,T6 |
LINE 1364 EXPRESSION (addr_hit[26] & reg_we & ((!reg_error))) ------1----- ---2-- -------3------
-1- | -2- | -3- | Status | Tests |
---|---|---|---|---|
0 | 1 | 1 | Covered | T1,T3,T5 |
1 | 0 | 1 | Covered | T3,T5,T6 |
1 | 1 | 0 | Covered | T71,T80,T82 |
1 | 1 | 1 | Covered | T3,T5,T6 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |