Group : dv_base_reg_pkg::mubi_cov#(4,32'h00000006,32'h00000009)::mubi_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : dv_base_reg_pkg::mubi_cov#(4,32'h00000006,32'h00000009)::mubi_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 58.33 1 100 1 1 64 64


Source File(s) :
/workspaces/repo/scratch/os_regression_2024_09_10/rstmgr-sim-vcs/default/sim-vcs/../src/lowrisc_dv_dv_base_reg_0/dv_base_mubi_cov.sv

2 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
mubi4_cov_of_mubi4_cov_of_rstmgr_reg_block.reset_req.val 16.67 1 100 1 64 64
mubi4_cov_of_mubi4_cov_of_tb.dut.u_scanmode_mubi_cov_if 100.00 1 100 1 64 64




Group Instance : mubi4_cov_of_mubi4_cov_of_rstmgr_reg_block.reset_req.val
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
16.67 1 100 1 64 64




Summary for Group Instance mubi4_cov_of_mubi4_cov_of_rstmgr_reg_block.reset_req.val

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 5 1 16.67


Variables for Group Instance mubi4_cov_of_mubi4_cov_of_rstmgr_reg_block.reset_req.val
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_value 6 5 1 16.67 100 1 1 0



Group Instance : mubi4_cov_of_mubi4_cov_of_tb.dut.u_scanmode_mubi_cov_if
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance mubi4_cov_of_mubi4_cov_of_tb.dut.u_scanmode_mubi_cov_if

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 6 0 6 100.00


Variables for Group Instance mubi4_cov_of_mubi4_cov_of_tb.dut.u_scanmode_mubi_cov_if
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_value 6 0 6 100.00 100 1 1 0


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 6 5 1 16.67


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
false 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
true 5584 1 T1 1 T3 1 T8 1


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 6 0 6 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 653 1 T3 3 T12 19 T37 14
others[1] 601 1 T3 6 T12 25 T37 13
others[2] 661 1 T3 9 T12 23 T37 15
others[3] 1047 1 T3 7 T12 33 T37 31
false 23716 1 T1 6 T2 2 T3 9
true 2396 1 T1 1 T3 1 T8 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%