dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 1531 1 T3 2 T4 6 T13 2
auto[1] 1692 1 T2 5 T3 1 T4 1


Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 102 1 T18 1 T50 2 T127 1
auto[134217728:268435455] 103 1 T2 1 T13 1 T18 1
auto[268435456:402653183] 97 1 T4 1 T13 1 T16 1
auto[402653184:536870911] 130 1 T50 1 T128 2 T22 1
auto[536870912:671088639] 92 1 T16 1 T18 1 T106 1
auto[671088640:805306367] 87 1 T106 1 T38 1 T181 1
auto[805306368:939524095] 91 1 T16 2 T18 1 T43 1
auto[939524096:1073741823] 106 1 T18 1 T34 1 T77 1
auto[1073741824:1207959551] 97 1 T18 3 T175 1 T81 1
auto[1207959552:1342177279] 108 1 T4 2 T18 3 T34 1
auto[1342177280:1476395007] 85 1 T18 2 T177 1 T86 1
auto[1476395008:1610612735] 110 1 T34 1 T77 1 T127 1
auto[1610612736:1744830463] 108 1 T2 2 T18 2 T5 1
auto[1744830464:1879048191] 102 1 T18 4 T5 2 T175 2
auto[1879048192:2013265919] 107 1 T77 1 T46 1 T177 1
auto[2013265920:2147483647] 101 1 T5 1 T54 2 T57 4
auto[2147483648:2281701375] 96 1 T18 4 T128 1 T38 2
auto[2281701376:2415919103] 102 1 T3 1 T4 1 T16 1
auto[2415919104:2550136831] 96 1 T18 1 T5 1 T50 1
auto[2550136832:2684354559] 102 1 T2 1 T4 1 T18 1
auto[2684354560:2818572287] 92 1 T34 2 T50 1 T172 1
auto[2818572288:2952790015] 105 1 T18 1 T81 1 T93 1
auto[2952790016:3087007743] 100 1 T18 1 T5 1 T184 1
auto[3087007744:3221225471] 108 1 T16 1 T172 1 T54 1
auto[3221225472:3355443199] 102 1 T4 2 T18 4 T5 1
auto[3355443200:3489660927] 105 1 T16 1 T18 1 T5 1
auto[3489660928:3623878655] 104 1 T3 1 T18 3 T115 1
auto[3623878656:3758096383] 108 1 T5 1 T127 1 T106 1
auto[3758096384:3892314111] 95 1 T18 1 T77 2 T181 1
auto[3892314112:4026531839] 88 1 T88 1 T39 1 T57 4
auto[4026531840:4160749567] 108 1 T2 1 T5 1 T178 1
auto[4160749568:4294967295] 86 1 T3 1 T16 1 T18 3


Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 53 1 T18 1 T50 2 T127 1
auto[0:134217727] auto[1] 49 1 T19 1 T54 1 T182 1
auto[134217728:268435455] auto[0] 45 1 T13 1 T18 1 T77 1
auto[134217728:268435455] auto[1] 58 1 T2 1 T5 1 T81 1
auto[268435456:402653183] auto[0] 56 1 T13 1 T16 1 T18 1
auto[268435456:402653183] auto[1] 41 1 T4 1 T5 1 T181 1
auto[402653184:536870911] auto[0] 66 1 T50 1 T128 1 T54 3
auto[402653184:536870911] auto[1] 64 1 T128 1 T22 1 T54 1
auto[536870912:671088639] auto[0] 38 1 T16 1 T18 1 T54 2
auto[536870912:671088639] auto[1] 54 1 T106 1 T94 1 T54 1
auto[671088640:805306367] auto[0] 38 1 T38 1 T23 1 T7 1
auto[671088640:805306367] auto[1] 49 1 T106 1 T181 1 T225 1
auto[805306368:939524095] auto[0] 34 1 T16 1 T18 1 T106 1
auto[805306368:939524095] auto[1] 57 1 T16 1 T43 1 T115 1
auto[939524096:1073741823] auto[0] 49 1 T34 1 T5 1 T128 1
auto[939524096:1073741823] auto[1] 57 1 T18 1 T77 1 T54 2
auto[1073741824:1207959551] auto[0] 49 1 T18 3 T81 1 T57 1
auto[1073741824:1207959551] auto[1] 48 1 T175 1 T57 1 T237 1
auto[1207959552:1342177279] auto[0] 54 1 T4 2 T18 2 T34 1
auto[1207959552:1342177279] auto[1] 54 1 T18 1 T177 1 T65 1
auto[1342177280:1476395007] auto[0] 37 1 T18 1 T182 1 T183 1
auto[1342177280:1476395007] auto[1] 48 1 T18 1 T177 1 T86 1
auto[1476395008:1610612735] auto[0] 55 1 T127 1 T115 1 T54 1
auto[1476395008:1610612735] auto[1] 55 1 T34 1 T77 1 T115 1
auto[1610612736:1744830463] auto[0] 50 1 T5 1 T81 1 T54 1
auto[1610612736:1744830463] auto[1] 58 1 T2 2 T18 2 T59 1
auto[1744830464:1879048191] auto[0] 44 1 T18 1 T5 2 T175 1
auto[1744830464:1879048191] auto[1] 58 1 T18 3 T175 1 T115 1
auto[1879048192:2013265919] auto[0] 50 1 T38 1 T54 2 T57 2
auto[1879048192:2013265919] auto[1] 57 1 T77 1 T46 1 T177 1
auto[2013265920:2147483647] auto[0] 46 1 T5 1 T54 1 T57 3
auto[2013265920:2147483647] auto[1] 55 1 T54 1 T57 1 T7 1
auto[2147483648:2281701375] auto[0] 48 1 T18 4 T38 2 T57 3
auto[2147483648:2281701375] auto[1] 48 1 T128 1 T86 1 T82 1
auto[2281701376:2415919103] auto[0] 44 1 T3 1 T4 1 T16 1
auto[2281701376:2415919103] auto[1] 58 1 T54 1 T225 1 T396 1
auto[2415919104:2550136831] auto[0] 49 1 T5 1 T50 1 T54 1
auto[2415919104:2550136831] auto[1] 47 1 T18 1 T181 1 T57 2
auto[2550136832:2684354559] auto[0] 45 1 T4 1 T175 2 T22 1
auto[2550136832:2684354559] auto[1] 57 1 T2 1 T18 1 T77 1
auto[2684354560:2818572287] auto[0] 50 1 T34 2 T50 1 T91 1
auto[2684354560:2818572287] auto[1] 42 1 T172 1 T57 2 T7 1
auto[2818572288:2952790015] auto[0] 54 1 T18 1 T54 3 T57 1
auto[2818572288:2952790015] auto[1] 51 1 T81 1 T93 1 T54 1
auto[2952790016:3087007743] auto[0] 44 1 T5 1 T94 1 T54 1
auto[2952790016:3087007743] auto[1] 56 1 T18 1 T184 1 T57 1
auto[3087007744:3221225471] auto[0] 49 1 T16 1 T172 1 T54 1
auto[3087007744:3221225471] auto[1] 59 1 T225 1 T182 2 T57 2
auto[3221225472:3355443199] auto[0] 43 1 T4 2 T18 2 T5 1
auto[3221225472:3355443199] auto[1] 59 1 T18 2 T54 2 T7 3
auto[3355443200:3489660927] auto[0] 47 1 T16 1 T18 1 T81 1
auto[3355443200:3489660927] auto[1] 58 1 T5 1 T59 1 T86 1
auto[3489660928:3623878655] auto[0] 44 1 T18 1 T115 1 T91 1
auto[3489660928:3623878655] auto[1] 60 1 T3 1 T18 2 T128 1
auto[3623878656:3758096383] auto[0] 62 1 T5 1 T127 1 T106 1
auto[3623878656:3758096383] auto[1] 46 1 T58 1 T177 1 T54 1
auto[3758096384:3892314111] auto[0] 45 1 T18 1 T77 2 T39 2
auto[3758096384:3892314111] auto[1] 50 1 T181 1 T57 2 T398 1
auto[3892314112:4026531839] auto[0] 41 1 T57 3 T7 1 T395 1
auto[3892314112:4026531839] auto[1] 47 1 T88 1 T39 1 T57 1
auto[4026531840:4160749567] auto[0] 56 1 T5 1 T91 1 T54 3
auto[4026531840:4160749567] auto[1] 52 1 T2 1 T178 1 T86 1
auto[4160749568:4294967295] auto[0] 46 1 T3 1 T16 1 T5 1
auto[4160749568:4294967295] auto[1] 40 1 T18 3 T58 1 T177 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%