dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4345 1 T2 6 T3 4 T4 6
auto[1] 2106 1 T2 4 T3 2 T4 8



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 212 1 T77 2 T115 2 T81 2
auto[134217728:268435455] 182 1 T18 6 T46 2 T54 2
auto[268435456:402653183] 204 1 T18 2 T5 4 T106 2
auto[402653184:536870911] 208 1 T34 2 T77 2 T86 2
auto[536870912:671088639] 214 1 T3 2 T16 2 T18 2
auto[671088640:805306367] 207 1 T4 2 T18 2 T77 2
auto[805306368:939524095] 192 1 T18 2 T5 2 T184 2
auto[939524096:1073741823] 230 1 T18 2 T77 2 T175 2
auto[1073741824:1207959551] 232 1 T4 2 T18 4 T175 2
auto[1207959552:1342177279] 247 1 T2 4 T18 2 T38 2
auto[1342177280:1476395007] 188 1 T16 2 T18 4 T5 4
auto[1476395008:1610612735] 198 1 T4 2 T18 2 T34 2
auto[1610612736:1744830463] 184 1 T2 2 T18 8 T77 4
auto[1744830464:1879048191] 198 1 T106 2 T177 4 T172 2
auto[1879048192:2013265919] 178 1 T3 2 T4 2 T16 2
auto[2013265920:2147483647] 228 1 T18 4 T127 2 T128 4
auto[2147483648:2281701375] 188 1 T4 2 T18 2 T77 2
auto[2281701376:2415919103] 200 1 T4 2 T18 2 T88 2
auto[2415919104:2550136831] 228 1 T18 4 T34 2 T77 2
auto[2550136832:2684354559] 198 1 T16 2 T18 2 T5 4
auto[2684354560:2818572287] 196 1 T2 2 T13 2 T128 2
auto[2818572288:2952790015] 196 1 T128 2 T54 6 T173 2
auto[2952790016:3087007743] 180 1 T16 2 T5 2 T50 2
auto[3087007744:3221225471] 202 1 T16 4 T18 4 T5 2
auto[3221225472:3355443199] 208 1 T16 2 T18 2 T50 2
auto[3355443200:3489660927] 198 1 T4 2 T18 6 T5 2
auto[3489660928:3623878655] 172 1 T18 2 T184 2 T58 2
auto[3623878656:3758096383] 206 1 T18 2 T5 2 T46 2
auto[3758096384:3892314111] 180 1 T3 2 T39 2 T86 2
auto[3892314112:4026531839] 171 1 T2 2 T18 2 T50 2
auto[4026531840:4160749567] 232 1 T13 2 T18 4 T34 4
auto[4160749568:4294967295] 194 1 T18 8 T175 2 T128 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 162 1 T77 2 T115 2 T81 2
auto[0:134217727] auto[1] 50 1 T183 2 T62 2 T180 2
auto[134217728:268435455] auto[0] 120 1 T18 6 T54 2 T225 4
auto[134217728:268435455] auto[1] 62 1 T46 2 T179 2 T283 2
auto[268435456:402653183] auto[0] 128 1 T18 2 T5 2 T106 2
auto[268435456:402653183] auto[1] 76 1 T5 2 T173 2 T224 2
auto[402653184:536870911] auto[0] 138 1 T77 2 T86 2 T225 2
auto[402653184:536870911] auto[1] 70 1 T34 2 T242 2 T261 2
auto[536870912:671088639] auto[0] 150 1 T3 2 T18 2 T54 2
auto[536870912:671088639] auto[1] 64 1 T16 2 T5 2 T54 4
auto[671088640:805306367] auto[0] 129 1 T4 2 T18 2 T77 2
auto[671088640:805306367] auto[1] 78 1 T39 2 T131 2 T129 4
auto[805306368:939524095] auto[0] 128 1 T18 2 T5 2 T181 2
auto[805306368:939524095] auto[1] 64 1 T184 2 T395 2 T360 2
auto[939524096:1073741823] auto[0] 158 1 T77 2 T127 2 T58 2
auto[939524096:1073741823] auto[1] 72 1 T18 2 T175 2 T38 2
auto[1073741824:1207959551] auto[0] 130 1 T18 2 T115 2 T81 2
auto[1073741824:1207959551] auto[1] 102 1 T4 2 T18 2 T175 2
auto[1207959552:1342177279] auto[0] 170 1 T2 2 T18 2 T38 2
auto[1207959552:1342177279] auto[1] 77 1 T2 2 T22 2 T54 2
auto[1342177280:1476395007] auto[0] 118 1 T16 2 T5 4 T38 4
auto[1342177280:1476395007] auto[1] 70 1 T18 4 T57 2 T129 2
auto[1476395008:1610612735] auto[0] 140 1 T18 2 T5 2 T50 2
auto[1476395008:1610612735] auto[1] 58 1 T4 2 T34 2 T50 2
auto[1610612736:1744830463] auto[0] 124 1 T2 2 T18 8 T77 4
auto[1610612736:1744830463] auto[1] 60 1 T192 2 T47 2 T401 2
auto[1744830464:1879048191] auto[0] 122 1 T106 2 T177 2 T172 2
auto[1744830464:1879048191] auto[1] 76 1 T177 2 T57 2 T221 2
auto[1879048192:2013265919] auto[0] 124 1 T3 2 T16 2 T43 2
auto[1879048192:2013265919] auto[1] 54 1 T4 2 T5 2 T115 2
auto[2013265920:2147483647] auto[0] 160 1 T18 2 T127 2 T128 2
auto[2013265920:2147483647] auto[1] 68 1 T18 2 T128 2 T22 2
auto[2147483648:2281701375] auto[0] 140 1 T4 2 T18 2 T77 2
auto[2147483648:2281701375] auto[1] 48 1 T54 2 T57 2 T307 2
auto[2281701376:2415919103] auto[0] 128 1 T18 2 T177 2 T93 2
auto[2281701376:2415919103] auto[1] 72 1 T4 2 T88 2 T57 2
auto[2415919104:2550136831] auto[0] 154 1 T18 4 T77 2 T175 4
auto[2415919104:2550136831] auto[1] 74 1 T34 2 T178 2 T54 2
auto[2550136832:2684354559] auto[0] 118 1 T16 2 T18 2 T5 2
auto[2550136832:2684354559] auto[1] 80 1 T5 2 T175 2 T115 2
auto[2684354560:2818572287] auto[0] 144 1 T2 2 T128 2 T59 2
auto[2684354560:2818572287] auto[1] 52 1 T13 2 T91 2 T54 2
auto[2818572288:2952790015] auto[0] 150 1 T128 2 T54 6 T283 2
auto[2818572288:2952790015] auto[1] 46 1 T173 2 T23 2 T242 2
auto[2952790016:3087007743] auto[0] 116 1 T16 2 T5 2 T50 2
auto[2952790016:3087007743] auto[1] 64 1 T54 2 T57 2 T173 2
auto[3087007744:3221225471] auto[0] 144 1 T16 4 T18 4 T5 2
auto[3087007744:3221225471] auto[1] 58 1 T81 2 T54 2 T179 2
auto[3221225472:3355443199] auto[0] 148 1 T16 2 T18 2 T50 2
auto[3221225472:3355443199] auto[1] 60 1 T127 2 T88 2 T54 2
auto[3355443200:3489660927] auto[0] 124 1 T4 2 T18 2 T127 2
auto[3355443200:3489660927] auto[1] 74 1 T18 4 T5 2 T57 2
auto[3489660928:3623878655] auto[0] 90 1 T184 2 T22 2 T96 2
auto[3489660928:3623878655] auto[1] 82 1 T18 2 T58 2 T19 2
auto[3623878656:3758096383] auto[0] 150 1 T18 2 T81 2 T172 4
auto[3623878656:3758096383] auto[1] 56 1 T5 2 T46 2 T54 2
auto[3758096384:3892314111] auto[0] 120 1 T86 2 T57 4 T174 2
auto[3758096384:3892314111] auto[1] 60 1 T3 2 T39 2 T22 2
auto[3892314112:4026531839] auto[0] 124 1 T18 2 T50 2 T127 2
auto[3892314112:4026531839] auto[1] 47 1 T2 2 T59 2 T40 2
auto[4026531840:4160749567] auto[0] 164 1 T13 2 T18 2 T34 4
auto[4026531840:4160749567] auto[1] 68 1 T18 2 T39 2 T54 2
auto[4160749568:4294967295] auto[0] 130 1 T18 6 T175 2 T128 2
auto[4160749568:4294967295] auto[1] 64 1 T18 2 T177 2 T57 4

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%