Group : keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
71.43 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_keymgr_env_0.1/keymgr_env_cov.sv


Summary for Group keymgr_env_pkg::keymgr_env_cov::lc_disable_cg

CATEGORY   EXPECTED   UNCOVERED   COVERED   PERCENT   
Variables 14 1 13 92.86
Crosses 49 17 32 65.31


Variables for Group keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
VARIABLE   EXPECTED   UNCOVERED   COVERED   PERCENT   GOAL   WEIGHT   AT LEAST   AUTO BIN MAX   COMMENT   
op_cp 5 1 4 80.00 100 1 1 0
state_cp 7 0 7 100.00 100 1 1 0
wip_cp 2 0 2 100.00 100 1 1 2


Crosses for Group keymgr_env_pkg::keymgr_env_cov::lc_disable_cg
CROSS   EXPECTED   UNCOVERED   COVERED   PERCENT   GOAL   WEIGHT   AT LEAST   PRINT MISSING   COMMENT   
state_x_wip_cross 14 1 13 92.86 100 1 1 0
state_x_op_cross 35 16 19 54.29 100 1 1 0


Summary for Variable op_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 5 1 4 80.00


Automatically Generated Bins for op_cp

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[OpDisable] 0 1 1


Covered bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[OpAdvance] 78 1 T29 1 T102 1 T43 1
auto[OpGenId] 10 1 T103 1 T200 1 T201 1
auto[OpGenSwOut] 26 1 T64 1 T30 1 T56 1
auto[OpGenHwOut] 30 1 T7 1 T202 1 T8 1


Summary for Variable state_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 7 0 7 100.00


Automatically Generated Bins for state_cp

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[StReset] 1850 1 T14 1 T101 9 T102 7
auto[StInit] 161 1 T39 1 T38 1 T101 1
auto[StCreatorRootKey] 48 1 T31 1 T102 1 T54 1
auto[StOwnerIntKey] 38 1 T37 1 T29 1 T59 1
auto[StOwnerKey] 32 1 T2 1 T61 1 T60 1
auto[StDisabled] 382 1 T14 9 T29 5 T32 1
auto[StInvalid] 45 1 T16 1 T28 1 T68 1


Summary for Variable wip_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for wip_cp

Bins
NAME   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[0] 3480 1 T1 1 T2 2 T3 1
auto[1] 144 1 T29 1 T102 1 T64 1


Summary for Cross state_x_wip_cross

Samples crossed: state_cp wip_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 14 1 13 92.86 1


Automatically Generated Cross Bins for state_x_wip_cross

Uncovered bins
state_cpwip_cpCOUNTAT LEASTNUMBERSTATUS
[auto[StInvalid]] [auto[1]] 0 1 1


Covered bins
state_cp   wip_cp   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[StReset] auto[0] 1835 1 T14 1 T101 9 T102 7
auto[StReset] auto[1] 15 1 T103 2 T50 1 T203 2
auto[StInit] auto[0] 83 1 T39 1 T38 1 T101 1
auto[StInit] auto[1] 78 1 T103 1 T30 1 T8 1
auto[StCreatorRootKey] auto[0] 30 1 T31 1 T54 1 T55 1
auto[StCreatorRootKey] auto[1] 18 1 T102 1 T56 1 T44 1
auto[StOwnerIntKey] auto[0] 26 1 T37 1 T59 1 T34 1
auto[StOwnerIntKey] auto[1] 12 1 T29 1 T7 1 T202 1
auto[StOwnerKey] auto[0] 25 1 T2 1 T60 1 T204 1
auto[StOwnerKey] auto[1] 7 1 T61 1 T62 1 T205 1
auto[StDisabled] auto[0] 368 1 T14 9 T29 5 T32 1
auto[StDisabled] auto[1] 14 1 T64 1 T43 1 T61 1
auto[StInvalid] auto[0] 45 1 T16 1 T28 1 T68 1


Summary for Cross state_x_op_cross

Samples crossed: state_cp op_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 35 16 19 54.29 16


Automatically Generated Cross Bins for state_x_op_cross

Element holes
state_cpop_cpCOUNTAT LEASTNUMBERSTATUS
[auto[StInvalid]] * -- -- 5


Uncovered bins
state_cp   op_cp   COUNT   AT LEAST   NUMBER   STATUS   
[auto[StReset]] [auto[OpGenId] , auto[OpGenSwOut] , auto[OpGenHwOut] , auto[OpDisable]] -- -- 4
[auto[StInit] , auto[StCreatorRootKey]] [auto[OpDisable]] -- -- 2
[auto[StOwnerIntKey] , auto[StOwnerKey]] [auto[OpGenId]] -- -- 2
[auto[StOwnerIntKey] , auto[StOwnerKey]] [auto[OpDisable]] -- -- 2
[auto[StDisabled]] [auto[OpDisable]] 0 1 1


Covered bins
state_cp   op_cp   COUNT   AT LEAST   STATUS   TEST   COUNT   TEST   COUNT   TEST   COUNT   
auto[StReset] auto[OpAdvance] 15 1 T103 2 T50 1 T203 2
auto[StInit] auto[OpAdvance] 34 1 T50 2 T206 1 T9 1
auto[StInit] auto[OpGenId] 6 1 T103 1 T200 1 T207 1
auto[StInit] auto[OpGenSwOut] 19 1 T30 1 T208 3 T200 1
auto[StInit] auto[OpGenHwOut] 19 1 T8 1 T61 1 T208 1
auto[StCreatorRootKey] auto[OpAdvance] 10 1 T102 1 T44 1 T203 1
auto[StCreatorRootKey] auto[OpGenId] 2 1 T209 1 T210 1 - -
auto[StCreatorRootKey] auto[OpGenSwOut] 3 1 T56 1 T61 1 T211 1
auto[StCreatorRootKey] auto[OpGenHwOut] 3 1 T57 1 T212 1 T213 1
auto[StOwnerIntKey] auto[OpAdvance] 7 1 T29 1 T214 1 T215 1
auto[StOwnerIntKey] auto[OpGenSwOut] 1 1 T44 1 - - - -
auto[StOwnerIntKey] auto[OpGenHwOut] 4 1 T7 1 T202 1 T216 1
auto[StOwnerKey] auto[OpAdvance] 4 1 T61 1 T205 1 T217 1
auto[StOwnerKey] auto[OpGenSwOut] 1 1 T218 1 - - - -
auto[StOwnerKey] auto[OpGenHwOut] 2 1 T62 1 T219 1 - -
auto[StDisabled] auto[OpAdvance] 8 1 T43 1 T61 1 T33 1
auto[StDisabled] auto[OpGenId] 2 1 T201 1 T217 1 - -
auto[StDisabled] auto[OpGenSwOut] 2 1 T64 1 T220 1 - -
auto[StDisabled] auto[OpGenHwOut] 2 1 T45 1 T221 1 - -