Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : keymgr_sideload_key_ctrl
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_sideload_ctrl 100.00 100.00 100.00 100.00 100.00 100.00


Module Instance : tb.dut.u_sideload_ctrl

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.87 100.00 94.34 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.09 96.20 98.36 99.96 95.92 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_aes_key 95.83 100.00 87.50 100.00
u_kmac_key 95.83 100.00 87.50 100.00
u_mubi_buf 100.00 100.00 100.00
u_otbn_key 95.83 100.00 87.50 100.00
u_state_regs 100.00 100.00 100.00 100.00

Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : keymgr_sideload_key_ctrl
Line No.TotalCoveredPercent
TOTAL5050100.00
ALWAYS6533100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7011100.00
CONT_ASSIGN7711100.00
CONT_ASSIGN8311100.00
CONT_ASSIGN8411100.00
CONT_ASSIGN8511100.00
CONT_ASSIGN8811100.00
ALWAYS911313100.00
CONT_ASSIGN14311100.00
CONT_ASSIGN14411100.00
CONT_ASSIGN14511100.00
ALWAYS19266100.00
ALWAYS19266100.00
ALWAYS19266100.00
CONT_ASSIGN20411100.00
CONT_ASSIGN20511100.00
CONT_ASSIGN20611100.00
CONT_ASSIGN21311100.00
CONT_ASSIGN21611100.00
CONT_ASSIGN21911100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv' or '../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
65 3 3
70 2 2
77 1 1
83 1 1
84 1 1
85 1 1
88 1 1
91 1 1
92 1 1
93 1 1
95 1 1
97 1 1
98 1 1
MISSING_ELSE
105 1 1
106 1 1
107 1 1
MISSING_ELSE
112 1 1
113 1 1
114 1 1
MISSING_ELSE
120 1 1
143 1 1
144 1 1
145 1 1
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
197 1 1
MISSING_ELSE
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
197 1 1
MISSING_ELSE
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
197 1 1
MISSING_ELSE
204 1 1
205 1 1
206 1 1
213 1 1
216 1 1
219 1 1

Cond Coverage for Module : keymgr_sideload_key_ctrl
TotalCoveredPercent
Conditions2929100.00
Logical2929100.00
Non-Logical00
Event00

 LINE       77
 EXPRESSION (wipe_key_i | ((!(clr_key_i inside {SideLoadClrIdle, SideLoadClrAes, SideLoadClrKmac, SideLoadClrOtbn}))))
             -----1----   ---------------------------------------------2---------------------------------------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT5,T9,T17
10CoveredT2,T4,T15 

 LINE       83
 EXPRESSION (clr_all_keys | (clr_key_i == SideLoadClrAes))
             ------1-----   --------------2--------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT15,T16,T17
10CoveredT2,T4,T5 

 LINE       83
 SUB-EXPRESSION (clr_key_i == SideLoadClrAes)
                --------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT15,T16,T17 

 LINE       84
 EXPRESSION (clr_all_keys | (clr_key_i == SideLoadClrKmac))
             ------1-----   ---------------2--------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT15,T16,T18
10CoveredT2,T4,T5 

 LINE       84
 SUB-EXPRESSION (clr_key_i == SideLoadClrKmac)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT15,T16,T18 

 LINE       85
 EXPRESSION (clr_all_keys | (clr_key_i == SideLoadClrOtbn))
             ------1-----   ---------------2--------------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT9,T17,T18
10CoveredT2,T4,T5 

 LINE       85
 SUB-EXPRESSION (clr_key_i == SideLoadClrOtbn)
                ---------------1--------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT9,T17,T18 

 LINE       147
 EXPRESSION (data_valid_i & slot_sel[AesIdx])
             ------1-----   --------2-------
-1--2-StatusTests
01CoveredT2,T4,T5
10CoveredT1,T4,T5
11CoveredT4,T5,T15 

 LINE       162
 EXPRESSION (data_valid_i & slot_sel[OtbnIdx])
             ------1-----   --------2--------
-1--2-StatusTests
01CoveredT2,T5,T16
10CoveredT1,T4,T5
11CoveredT16,T9,T17 

 LINE       176
 EXPRESSION (data_valid_i & slot_sel[KmacIdx])
             ------1-----   --------2--------
-1--2-StatusTests
01CoveredT5,T15,T9
10CoveredT1,T4,T5
11CoveredT5,T9,T17 

 LINE       216
 EXPRESSION (key_i.valid ? key_i : kmac_sideload_key)
             -----1-----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T4
FSM Coverage for Module : keymgr_sideload_key_ctrl
Summary for FSM :: state_q
TotalCoveredPercent
States 4 4 100.00 (Not included in score)
Transitions 3 3 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: state_q
states   Line No.   Covered   Tests   
StSideloadIdle 98 Covered T1,T2,T4
StSideloadReset 96 Covered T1,T2,T3
StSideloadStop 114 Covered T2,T4,T5
StSideloadWipe 107 Covered T2,T4,T5


transitions   Line No.   Covered   Tests   
StSideloadIdle->StSideloadWipe 107 Covered T2,T4,T5
StSideloadReset->StSideloadIdle 98 Covered T1,T2,T4
StSideloadWipe->StSideloadStop 114 Covered T2,T4,T5


Branch Coverage for Module : keymgr_sideload_key_ctrl
Line No.TotalCoveredPercent
Branches 24 24 100.00
TERNARY 216 2 2 100.00
IF 65 2 2 100.00
CASE 95 8 8 100.00
IF 192 4 4 100.00
IF 192 4 4 100.00
IF 192 4 4 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv' or '../src/lowrisc_ip_keymgr_0.1/rtl/keymgr_sideload_key_ctrl.sv was not found/opened, so annotated branch coverage report could not be generated.


	LineNo.	Expression
-1-:	216	(key_i.valid) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T4
0 Covered T1,T2,T3 



	LineNo.	Expression
-1-:	65	if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3 



	LineNo.	Expression
-1-:	95	case (state_q)
-2-:	97	if (init_i)
-3-:	106	if (wipe_key_i)
-4-:	113	if ((!wipe_key_i))

Branches:
-1--2--3--4-StatusTests
StSideloadReset 1 - - Covered T1,T2,T4
StSideloadReset 0 - - Covered T1,T2,T3
StSideloadIdle - 1 - Covered T2,T4,T5
StSideloadIdle - 0 - Covered T1,T2,T4
StSideloadWipe - - 1 Covered T2,T4,T5
StSideloadWipe - - 0 Covered T4,T43,T38
StSideloadStop - - - Covered T2,T4,T5
default - - - Covered T12,T13,T14 



	LineNo.	Expression
-1-:	192	if ((!rst_ni))
-2-:	194	if (slot_clr[0])
-3-:	196	if (slot_sel[0])

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T2,T4,T5
0 0 1 Covered T2,T4,T5
0 0 0 Covered T1,T2,T3 



	LineNo.	Expression
-1-:	192	if ((!rst_ni))
-2-:	194	if (slot_clr[1])
-3-:	196	if (slot_sel[1])

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T2,T4,T5
0 0 1 Covered T5,T15,T9
0 0 0 Covered T1,T2,T3 



	LineNo.	Expression
-1-:	192	if ((!rst_ni))
-2-:	194	if (slot_clr[2])
-3-:	196	if (slot_sel[2])

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T2,T4,T5
0 0 1 Covered T2,T5,T16
0 0 0 Covered T1,T2,T3

Assert Coverage for Module : keymgr_sideload_key_ctrl
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00



Assertion Details

Name   Attempts   Real Successes   Failures   Incomplete   
KmacKeySource_a 23621747 10602 0 0
u_state_regs_A 23925042 23759552 0 0


KmacKeySource_a
NameAttemptsReal SuccessesFailuresIncomplete
Total 23621747 10602 0 0
T1 12012 7 0 0
T2 2942 0 0 0
T3 1479 0 0 0
T4 69769 6 0 0
T5 6667 10 0 0
T9 4160 10 0 0
T15 12632 6 0 0
T16 2725 8 0 0
T17 2903 18 0 0
T18 5732 7 0 0
T27 0 18 0 0
T28 0 8 0 0

u_state_regs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 23925042 23759552 0 0
T1 12012 11912 0 0
T2 2942 2803 0 0
T3 1479 1408 0 0
T4 69769 69655 0 0
T5 6667 6569 0 0
T9 4160 4021 0 0
T15 12632 12476 0 0
T16 2725 2666 0 0
T17 2903 2837 0 0
T18 5732 5654 0 0