Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : adc_ctrl_fsm
SCORELINECONDTOGGLEFSMBRANCHASSERT
97.94 100.00 96.84 100.00 92.86 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm 99.75 100.00 100.00 100.00 98.73 100.00



Module Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.75 100.00 100.00 100.00 98.73 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
99.75 100.00 100.00 100.00 98.73 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 100.00 u_adc_ctrl_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_adc_ctrl_fsm_sva 100.00 100.00

Line Coverage for Module : adc_ctrl_fsm
Line No.TotalCoveredPercent
TOTAL162162100.00
CONT_ASSIGN5811100.00
ALWAYS6155100.00
CONT_ASSIGN7111100.00
CONT_ASSIGN7211100.00
CONT_ASSIGN7411100.00
ALWAYS7755100.00
CONT_ASSIGN8711100.00
ALWAYS9055100.00
CONT_ASSIGN10011100.00
ALWAYS10355100.00
CONT_ASSIGN11311100.00
ALWAYS11755100.00
CONT_ASSIGN12711100.00
CONT_ASSIGN12811100.00
CONT_ASSIGN12911100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN13311100.00
ALWAYS1361414100.00
ALWAYS15766100.00
CONT_ASSIGN16911100.00
CONT_ASSIGN17311100.00
ALWAYS17655100.00
CONT_ASSIGN18611100.00
CONT_ASSIGN18711100.00
ALWAYS1909595100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv' or '../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
58 1 1
61 1 1
62 1 1
64 1 1
65 1 1
67 1 1
71 1 1
72 1 1
74 1 1
77 1 1
78 1 1
80 1 1
81 1 1
83 1 1
87 1 1
90 1 1
91 1 1
93 1 1
94 1 1
96 1 1
100 1 1
103 1 1
104 1 1
106 1 1
107 1 1
109 1 1
113 1 1
117 1 1
118 1 1
120 1 1
121 1 1
123 1 1
127 1 1
128 1 1
129 1 1
131 1 1
132 1 1
133 1 1
136 1 1
137 1 1
138 1 1
139 1 1
140 1 1
142 1 1
143 1 1
144 1 1
145 1 1
146 1 1
148 1 1
149 1 1
150 1 1
151 1 1
157 1 1
158 1 1
160 1 1
161 1 1
163 1 1
164 1 1
MISSING_ELSE
169 1 1
173 1 1
176 1 1
177 1 1
179 1 1
180 1 1
182 1 1
186 1 1
187 1 1
190 1 1
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
197 1 1
198 1 1
199 1 1
200 1 1
201 1 1
202 1 1
203 1 1
204 1 1
205 1 1
207 1 1
209 1 1
210 1 1
211 1 1
MISSING_ELSE
216 1 1
217 1 1
219 1 1
220 1 1
221 1 1
222 1 1
224 1 1
225 1 1
227 1 1
228 1 1
==> MISSING_ELSE
==> MISSING_ELSE
234 1 1
235 1 1
236 1 1
MISSING_ELSE
241 1 1
242 1 1
MISSING_ELSE
247 1 1
248 1 1
249 1 1
MISSING_ELSE
256 1 1
257 1 1
261 1 1
262 1 1
263 1 1
MISSING_ELSE
268 1 1
269 1 1
MISSING_ELSE
274 1 1
275 1 1
276 1 1
MISSING_ELSE
282 1 1
283 1 1
284 1 1
285 1 1
286 1 1
287 1 1
288 1 1
289 1 1
290 1 1
291 1 1
292 1 1
293 1 1
MISSING_ELSE
MISSING_ELSE
299 1 1
300 1 1
301 1 1
303 1 1
304 1 1
305 1 1
==> MISSING_ELSE
310 1 1
311 1 1
313 1 1
314 1 1
315 1 1
==> MISSING_ELSE
320 1 1
321 1 1
322 1 1
MISSING_ELSE
327 1 1
328 1 1
MISSING_ELSE
333 1 1
334 1 1
335 1 1
MISSING_ELSE
341 1 1
342 1 1
353 1 1
354 1 1
355 1 1
357 1 1
359 1 1
360 1 1
361 1 1
362 1 1
363 1 1
364 1 1
365 1 1
366 1 1
367 1 1
==> MISSING_ELSE
MISSING_ELSE
374 1 1
375 1 1


Cond Coverage for Module : adc_ctrl_fsm
TotalCoveredPercent
Conditions959296.84
Logical959296.84
Non-Logical00
Event00

 LINE       71
 EXPRESSION ((trigger_q == 1'b0) && (cfg_adc_enable_i == 1'b1))
             ---------1---------    -------------2------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T4
11CoveredT1,T2,T3

 LINE       71
 SUB-EXPRESSION (trigger_q == 1'b0)
                ---------1---------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T4

 LINE       71
 SUB-EXPRESSION (cfg_adc_enable_i == 1'b1)
                -------------1------------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       72
 EXPRESSION ((trigger_q == 1'b1) && (cfg_adc_enable_i == 1'b0))
             ---------1---------    -------------2------------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       72
 SUB-EXPRESSION (trigger_q == 1'b1)
                ---------1---------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       72
 SUB-EXPRESSION (cfg_adc_enable_i == 1'b0)
                -------------1------------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T4

 LINE       74
 EXPRESSION (pwrup_timer_cnt_en ? ((pwrup_timer_cnt_q + 1'b1)) : pwrup_timer_cnt_q)
             ---------1--------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       80
 EXPRESSION (pwrup_timer_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             ---------1---------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T2,T3

 LINE       87
 EXPRESSION (lp_sample_cnt_en ? ((lp_sample_cnt_q + 1'b1)) : lp_sample_cnt_q)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT6,T7,T8

 LINE       93
 EXPRESSION (lp_sample_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             --------1--------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T3,T5

 LINE       100
 EXPRESSION (np_sample_cnt_en ? ((np_sample_cnt_q + 1'b1)) : np_sample_cnt_q)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT3,T6,T7

 LINE       106
 EXPRESSION (np_sample_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             --------1--------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T2,T3

 LINE       113
 EXPRESSION (wakeup_timer_cnt_en ? ((wakeup_timer_cnt_q + 1'b1)) : wakeup_timer_cnt_q)
             ---------1---------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T3,T5

 LINE       120
 EXPRESSION (wakeup_timer_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             ----------1---------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T3,T5

 LINE       127
 EXPRESSION ((fsm_state_q == ONEST_0) || (fsm_state_q == LP_0) || (fsm_state_q == NP_0))
             ------------1-----------    ----------2----------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T5
100CoveredT1,T2,T3

 LINE       127
 SUB-EXPRESSION (fsm_state_q == ONEST_0)
                ------------1-----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       127
 SUB-EXPRESSION (fsm_state_q == LP_0)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T3,T5

 LINE       127
 SUB-EXPRESSION (fsm_state_q == NP_0)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       128
 EXPRESSION (fsm_chn0_sel && adc_d_val_i)
             ------1-----    -----2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       129
 EXPRESSION (chn0_val_we_d ? adc_d_i : chn0_val_o)
             ------1------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION ((fsm_state_q == ONEST_1) || (fsm_state_q == LP_1) || (fsm_state_q == NP_1))
             ------------1-----------    ----------2----------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T5
100CoveredT1,T2,T3

 LINE       131
 SUB-EXPRESSION (fsm_state_q == ONEST_1)
                ------------1-----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       131
 SUB-EXPRESSION (fsm_state_q == LP_1)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T3,T5

 LINE       131
 SUB-EXPRESSION (fsm_state_q == NP_1)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fsm_chn1_sel && adc_d_val_i)
             ------1-----    -----2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       133
 EXPRESSION (chn1_val_we_d ? adc_d_i : chn1_val_o)
             ------1------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       169
 EXPRESSION (((|adc_ctrl_match_i)) & ((adc_ctrl_match_i == adc_ctrl_match_q) | ((~|adc_ctrl_match_q))))
             ----------1----------   --------------------------------2--------------------------------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT3,T6,T7
11CoveredT1,T3,T6

 LINE       169
 SUB-EXPRESSION ((adc_ctrl_match_i == adc_ctrl_match_q) | ((~|adc_ctrl_match_q)))
                 -------------------1------------------   -----------2----------
-1--2-StatusTests
00CoveredT3,T6,T7
01CoveredT1,T3,T6
10CoveredT1,T3,T6

 LINE       169
 SUB-EXPRESSION (adc_ctrl_match_i == adc_ctrl_match_q)
                -------------------1------------------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T4

 LINE       179
 EXPRESSION (trigger_h2l || cfg_fsm_rst_i)
             -----1-----    ------2------
-1--2-StatusTests
00CoveredT1,T2,T4
01CoveredT1,T3,T6
10CoveredT1,T2,T3

 LINE       216
 EXPRESSION (pwrup_timer_cnt_q != cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       219
 EXPRESSION (pwrup_timer_cnt_q == cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTests
0Not Covered
1CoveredT1,T2,T3

 LINE       290
 EXPRESSION (lp_sample_cnt_q == lp_sample_cnt_thresh)
            --------------------1--------------------
-1-StatusTests
0CoveredT1,T9,T11
1CoveredT6,T7,T8

 LINE       300
 EXPRESSION (wakeup_timer_cnt_q != cfg_wakeup_time_i)
            --------------------1--------------------
-1-StatusTests
0CoveredT1,T3,T5
1CoveredT1,T3,T5

 LINE       303
 EXPRESSION (wakeup_timer_cnt_q == cfg_wakeup_time_i)
            --------------------1--------------------
-1-StatusTests
0Not Covered
1CoveredT1,T3,T5

 LINE       310
 EXPRESSION (pwrup_timer_cnt_q != cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTests
0CoveredT1,T3,T5
1CoveredT1,T3,T5

 LINE       313
 EXPRESSION (pwrup_timer_cnt_q == cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTests
0Not Covered
1CoveredT1,T3,T5

 LINE       363
 EXPRESSION (np_sample_cnt_q == np_sample_cnt_thresh)
            --------------------1--------------------
-1-StatusTests
0CoveredT3,T6,T7
1CoveredT3,T6,T7

FSM Coverage for Module : adc_ctrl_fsm
Summary for FSM :: fsm_state_q
TotalCoveredPercent
States 17 17 100.00 (Not included in score)
Transitions 37 37 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: fsm_state_q
statesLine No.CoveredTests
LP_0 225 Covered T1,T3,T5
LP_021 263 Covered T1,T3,T5
LP_1 269 Covered T1,T3,T5
LP_EVAL 276 Covered T1,T3,T5
LP_PWRUP 304 Covered T1,T3,T5
LP_SLP 285 Covered T1,T3,T5
NP_0 228 Covered T1,T2,T3
NP_021 322 Covered T1,T2,T3
NP_1 328 Covered T1,T2,T3
NP_DONE 364 Covered T3,T6,T7
NP_EVAL 335 Covered T1,T2,T3
ONEST_0 222 Covered T1,T2,T3
ONEST_021 236 Covered T1,T2,T3
ONEST_1 242 Covered T1,T2,T3
ONEST_DONE 249 Covered T1,T2,T3
PWRDN 180 Covered T1,T2,T4
PWRUP 211 Covered T1,T2,T3


transitionsLine No.CoveredTests
LP_0->LP_021 263 Covered T1,T3,T5
LP_0->PWRDN 180 Covered T1,T7,T8
LP_021->LP_1 269 Covered T1,T3,T5
LP_021->PWRDN 180 Covered T1,T9,T55
LP_1->LP_EVAL 276 Covered T1,T3,T5
LP_1->PWRDN 180 Covered T1,T9,T11
LP_EVAL->LP_SLP 285 Covered T1,T3,T5
LP_EVAL->NP_0 291 Covered T6,T7,T8
LP_EVAL->PWRDN 180 Covered T1,T3,T5
LP_PWRUP->LP_0 315 Covered T1,T3,T5
LP_PWRUP->PWRDN 180 Covered T1,T9,T15
LP_SLP->LP_PWRUP 304 Covered T1,T3,T5
LP_SLP->PWRDN 180 Covered T1,T3,T5
NP_0->NP_021 322 Covered T1,T2,T3
NP_0->PWRDN 180 Covered T1,T2,T3
NP_021->NP_1 328 Covered T1,T2,T3
NP_021->PWRDN 180 Covered T1,T9,T11
NP_1->NP_EVAL 335 Covered T1,T2,T3
NP_1->PWRDN 180 Covered T1,T9,T11
NP_DONE->NP_0 375 Covered T3,T6,T7
NP_DONE->PWRDN 180 Covered T9,T16,T59
NP_EVAL->LP_0 355 Covered T1,T6,T7
NP_EVAL->NP_0 357 Covered T1,T2,T3
NP_EVAL->NP_DONE 364 Covered T3,T6,T7
NP_EVAL->PWRDN 180 Covered T1,T2,T9
ONEST_0->ONEST_021 236 Covered T1,T2,T3
ONEST_0->PWRDN 180 Covered T1,T9,T11
ONEST_021->ONEST_1 242 Covered T1,T2,T3
ONEST_021->PWRDN 180 Covered T1,T15,T47
ONEST_1->ONEST_DONE 249 Covered T1,T2,T3
ONEST_1->PWRDN 180 Covered T1,T11,T15
ONEST_DONE->PWRDN 180 Covered T1,T2,T3
PWRDN->PWRUP 211 Covered T1,T2,T3
PWRUP->LP_0 225 Covered T1,T3,T5
PWRUP->NP_0 228 Covered T1,T2,T3
PWRUP->ONEST_0 222 Covered T1,T2,T3
PWRUP->PWRDN 180 Covered T1,T9,T11



Branch Coverage for Module : adc_ctrl_fsm
Line No.TotalCoveredPercent
Branches 84 78 92.86
TERNARY 74 2 2 100.00
TERNARY 87 2 2 100.00
TERNARY 100 2 2 100.00
TERNARY 113 2 2 100.00
TERNARY 129 2 2 100.00
TERNARY 133 2 2 100.00
IF 61 3 3 100.00
IF 77 3 3 100.00
IF 90 3 3 100.00
IF 103 3 3 100.00
IF 117 3 3 100.00
IF 136 3 3 100.00
IF 157 4 4 100.00
IF 176 3 3 100.00
CASE 207 47 41 87.23

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv' or '../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 74 (pwrup_timer_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T4


LineNo. Expression -1-: 87 (lp_sample_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T1,T2,T4


LineNo. Expression -1-: 100 (np_sample_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T3,T6,T7
0 Covered T1,T2,T4


LineNo. Expression -1-: 113 (wakeup_timer_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T1,T3,T5
0 Covered T1,T2,T4


LineNo. Expression -1-: 129 (chn0_val_we_d) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T4


LineNo. Expression -1-: 133 (chn1_val_we_d) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T4


LineNo. Expression -1-: 61 if ((!rst_aon_ni)) -2-: 64 if (cfg_fsm_rst_i)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T3,T6
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 77 if ((!rst_aon_ni)) -2-: 80 if (((pwrup_timer_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 90 if ((!rst_aon_ni)) -2-: 93 if (((lp_sample_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 103 if ((!rst_aon_ni)) -2-: 106 if (((np_sample_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 117 if ((!rst_aon_ni)) -2-: 120 if (((wakeup_timer_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 136 if ((!rst_aon_ni)) -2-: 142 if (cfg_fsm_rst_i)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T3,T6
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 157 if ((!rst_aon_ni)) -2-: 160 if (cfg_fsm_rst_i) -3-: 163 if (ld_match)

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T4
0 1 - Covered T1,T3,T6
0 0 1 Covered T1,T2,T3
0 0 0 Covered T1,T2,T4


LineNo. Expression -1-: 176 if ((!rst_aon_ni)) -2-: 179 if ((trigger_h2l || cfg_fsm_rst_i))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 207 case (fsm_state_q) -2-: 210 if (trigger_l2h) -3-: 216 if ((pwrup_timer_cnt_q != cfg_pwrup_time_i)) -4-: 219 if ((pwrup_timer_cnt_q == cfg_pwrup_time_i)) -5-: 221 if (cfg_oneshot_mode_i) -6-: 224 if (cfg_lp_mode_i) -7-: 227 if ((!cfg_lp_mode_i)) -8-: 235 if (adc_d_val_i) -9-: 241 if ((!adc_d_val_i)) -10-: 248 if (adc_d_val_i) -11-: 262 if (adc_d_val_i) -12-: 268 if ((!adc_d_val_i)) -13-: 275 if (adc_d_val_i) -14-: 282 if ((!adc_d_val_i)) -15-: 284 if ((!stay_match)) -16-: 287 if ((lp_sample_cnt_q < lp_sample_cnt_thresh)) -17-: 290 if ((lp_sample_cnt_q == lp_sample_cnt_thresh)) -18-: 300 if ((wakeup_timer_cnt_q != cfg_wakeup_time_i)) -19-: 303 if ((wakeup_timer_cnt_q == cfg_wakeup_time_i)) -20-: 310 if ((pwrup_timer_cnt_q != cfg_pwrup_time_i)) -21-: 313 if ((pwrup_timer_cnt_q == cfg_pwrup_time_i)) -22-: 321 if (adc_d_val_i) -23-: 327 if ((!adc_d_val_i)) -24-: 334 if (adc_d_val_i) -25-: 341 if ((!adc_d_val_i)) -26-: 353 if ((!stay_match)) -27-: 354 if (cfg_lp_mode_i) -28-: 360 if ((np_sample_cnt_q < np_sample_cnt_thresh)) -29-: 363 if ((np_sample_cnt_q == np_sample_cnt_thresh)) -30-: 366 if ((np_sample_cnt_q > np_sample_cnt_thresh))

Branches:
-1--2--3--4--5--6--7--8--9--10--11--12--13--14--15--16--17--18--19--20--21--22--23--24--25--26--27--28--29--30-StatusTests
PWRDN 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRDN 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T4
PWRUP - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRUP - 0 1 1 - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRUP - 0 1 0 1 - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
PWRUP - 0 1 0 0 1 - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRUP - 0 1 0 0 0 - - - - - - - - - - - - - - - - - - - - - - - Not Covered
PWRUP - 0 0 - - - - - - - - - - - - - - - - - - - - - - - - - - Not Covered
ONEST_0 - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_0 - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_021 - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_021 - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_1 - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_1 - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_DONE - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
LP_0 - - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_0 - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_021 - - - - - - - - - - 1 - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_021 - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_1 - - - - - - - - - - - 1 - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_1 - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_EVAL - - - - - - - - - - - - 1 1 - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_EVAL - - - - - - - - - - - - 1 0 1 - - - - - - - - - - - - - - Covered T6,T7,T8
LP_EVAL - - - - - - - - - - - - 1 0 0 1 - - - - - - - - - - - - - Covered T6,T7,T8
LP_EVAL - - - - - - - - - - - - 1 0 0 0 - - - - - - - - - - - - - Covered T1,T9,T11
LP_EVAL - - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_SLP - - - - - - - - - - - - - - - - 1 - - - - - - - - - - - - Covered T1,T3,T5
LP_SLP - - - - - - - - - - - - - - - - 0 1 - - - - - - - - - - - Covered T1,T3,T5
LP_SLP - - - - - - - - - - - - - - - - 0 0 - - - - - - - - - - - Not Covered
LP_PWRUP - - - - - - - - - - - - - - - - - - 1 - - - - - - - - - - Covered T1,T3,T5
LP_PWRUP - - - - - - - - - - - - - - - - - - 0 1 - - - - - - - - - Covered T1,T3,T5
LP_PWRUP - - - - - - - - - - - - - - - - - - 0 0 - - - - - - - - - Not Covered
NP_0 - - - - - - - - - - - - - - - - - - - - 1 - - - - - - - - Covered T1,T2,T3
NP_0 - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - - Covered T1,T2,T3
NP_021 - - - - - - - - - - - - - - - - - - - - - 1 - - - - - - - Covered T1,T2,T3
NP_021 - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - Covered T1,T2,T3
NP_1 - - - - - - - - - - - - - - - - - - - - - - 1 - - - - - - Covered T1,T2,T3
NP_1 - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - Covered T1,T2,T3
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 1 1 - - - Covered T1,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 1 0 - - - Covered T1,T2,T3
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 1 - - Covered T3,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 1 - Covered T3,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 0 1 Covered T3,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 0 0 Not Covered
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - Covered T1,T2,T3
NP_DONE - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T3,T6,T7
default - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Not Covered


Assert Coverage for Module : adc_ctrl_fsm
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
LpSampleCntCfg_M 31611027 31528499 0 0
NpCntClrMisMatch_A 31611027 158598 0 0
NpCntClrPwrDn_A 31611027 93248 0 0
NpSampleCntCfg_M 31611027 31528499 0 0


LpSampleCntCfg_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 31528499 0 0
T1 82 1 0 0
T2 699 607 0 0
T3 74965 74575 0 0
T4 81 1 0 0
T5 7711 7614 0 0
T6 36751 36669 0 0
T7 103885 103797 0 0
T8 126728 126650 0 0
T9 78 1 0 0
T10 64732 64640 0 0

NpCntClrMisMatch_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 158598 0 0
T2 699 6 0 0
T3 74965 577 0 0
T4 81 0 0 0
T5 7711 51 0 0
T6 36751 120 0 0
T7 103885 231 0 0
T8 126728 1263 0 0
T9 78 0 0 0
T10 64732 81 0 0
T11 73570 126 0 0
T12 0 19 0 0
T13 0 54 0 0

NpCntClrPwrDn_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 93248 0 0
T1 82 1 0 0
T2 699 83 0 0
T3 74965 460 0 0
T4 81 1 0 0
T5 7711 90 0 0
T6 36751 76 0 0
T7 103885 193 0 0
T8 126728 202 0 0
T9 78 1 0 0
T10 64732 140 0 0

NpSampleCntCfg_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 31528499 0 0
T1 82 1 0 0
T2 699 607 0 0
T3 74965 74575 0 0
T4 81 1 0 0
T5 7711 7614 0 0
T6 36751 36669 0 0
T7 103885 103797 0 0
T8 126728 126650 0 0
T9 78 1 0 0
T10 64732 64640 0 0

Line Coverage for Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm
Line No.TotalCoveredPercent
TOTAL162162100.00
CONT_ASSIGN5811100.00
ALWAYS6155100.00
CONT_ASSIGN7111100.00
CONT_ASSIGN7211100.00
CONT_ASSIGN7411100.00
ALWAYS7755100.00
CONT_ASSIGN8711100.00
ALWAYS9055100.00
CONT_ASSIGN10011100.00
ALWAYS10355100.00
CONT_ASSIGN11311100.00
ALWAYS11755100.00
CONT_ASSIGN12711100.00
CONT_ASSIGN12811100.00
CONT_ASSIGN12911100.00
CONT_ASSIGN13111100.00
CONT_ASSIGN13211100.00
CONT_ASSIGN13311100.00
ALWAYS1361414100.00
ALWAYS15766100.00
CONT_ASSIGN16911100.00
CONT_ASSIGN17311100.00
ALWAYS17655100.00
CONT_ASSIGN18611100.00
CONT_ASSIGN18711100.00
ALWAYS1909595100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv' or '../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
58 1 1
61 1 1
62 1 1
64 1 1
65 1 1
67 1 1
71 1 1
72 1 1
74 1 1
77 1 1
78 1 1
80 1 1
81 1 1
83 1 1
87 1 1
90 1 1
91 1 1
93 1 1
94 1 1
96 1 1
100 1 1
103 1 1
104 1 1
106 1 1
107 1 1
109 1 1
113 1 1
117 1 1
118 1 1
120 1 1
121 1 1
123 1 1
127 1 1
128 1 1
129 1 1
131 1 1
132 1 1
133 1 1
136 1 1
137 1 1
138 1 1
139 1 1
140 1 1
142 1 1
143 1 1
144 1 1
145 1 1
146 1 1
148 1 1
149 1 1
150 1 1
151 1 1
157 1 1
158 1 1
160 1 1
161 1 1
163 1 1
164 1 1
MISSING_ELSE
169 1 1
173 1 1
176 1 1
177 1 1
179 1 1
180 1 1
182 1 1
186 1 1
187 1 1
190 1 1
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
197 1 1
198 1 1
199 1 1
200 1 1
201 1 1
202 1 1
203 1 1
204 1 1
205 1 1
207 1 1
209 1 1
210 1 1
211 1 1
MISSING_ELSE
216 1 1
217 1 1
219 1 1
220 1 1
221 1 1
222 1 1
224 1 1
225 1 1
227 1 1
228 1 1
==> MISSING_ELSE
==> MISSING_ELSE
234 1 1
235 1 1
236 1 1
MISSING_ELSE
241 1 1
242 1 1
MISSING_ELSE
247 1 1
248 1 1
249 1 1
MISSING_ELSE
256 1 1
257 1 1
261 1 1
262 1 1
263 1 1
MISSING_ELSE
268 1 1
269 1 1
MISSING_ELSE
274 1 1
275 1 1
276 1 1
MISSING_ELSE
282 1 1
283 1 1
284 1 1
285 1 1
286 1 1
287 1 1
288 1 1
289 1 1
290 1 1
291 1 1
292 1 1
293 1 1
MISSING_ELSE
MISSING_ELSE
299 1 1
300 1 1
301 1 1
303 1 1
304 1 1
305 1 1
==> MISSING_ELSE
310 1 1
311 1 1
313 1 1
314 1 1
315 1 1
==> MISSING_ELSE
320 1 1
321 1 1
322 1 1
MISSING_ELSE
327 1 1
328 1 1
MISSING_ELSE
333 1 1
334 1 1
335 1 1
MISSING_ELSE
341 1 1
342 1 1
353 1 1
354 1 1
355 1 1
357 1 1
359 1 1
360 1 1
361 1 1
362 1 1
363 1 1
364 1 1
365 1 1
366 1 1
367 1 1
==> MISSING_ELSE
MISSING_ELSE
374 1 1
375 1 1


Cond Coverage for Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm
TotalCoveredPercent
Conditions9292100.00
Logical9292100.00
Non-Logical00
Event00

 LINE       71
 EXPRESSION ((trigger_q == 1'b0) && (cfg_adc_enable_i == 1'b1))
             ---------1---------    -------------2------------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T4
11CoveredT1,T2,T3

 LINE       71
 SUB-EXPRESSION (trigger_q == 1'b0)
                ---------1---------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T4

 LINE       71
 SUB-EXPRESSION (cfg_adc_enable_i == 1'b1)
                -------------1------------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       72
 EXPRESSION ((trigger_q == 1'b1) && (cfg_adc_enable_i == 1'b0))
             ---------1---------    -------------2------------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       72
 SUB-EXPRESSION (trigger_q == 1'b1)
                ---------1---------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       72
 SUB-EXPRESSION (cfg_adc_enable_i == 1'b0)
                -------------1------------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T4

 LINE       74
 EXPRESSION (pwrup_timer_cnt_en ? ((pwrup_timer_cnt_q + 1'b1)) : pwrup_timer_cnt_q)
             ---------1--------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       80
 EXPRESSION (pwrup_timer_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             ---------1---------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T2,T3

 LINE       87
 EXPRESSION (lp_sample_cnt_en ? ((lp_sample_cnt_q + 1'b1)) : lp_sample_cnt_q)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT6,T7,T8

 LINE       93
 EXPRESSION (lp_sample_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             --------1--------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T3,T5

 LINE       100
 EXPRESSION (np_sample_cnt_en ? ((np_sample_cnt_q + 1'b1)) : np_sample_cnt_q)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT3,T6,T7

 LINE       106
 EXPRESSION (np_sample_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             --------1--------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T2,T3

 LINE       113
 EXPRESSION (wakeup_timer_cnt_en ? ((wakeup_timer_cnt_q + 1'b1)) : wakeup_timer_cnt_q)
             ---------1---------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T3,T5

 LINE       120
 EXPRESSION (wakeup_timer_cnt_clr || cfg_fsm_rst_i || trigger_h2l)
             ----------1---------    ------2------    -----3-----
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T6
100CoveredT1,T3,T5

 LINE       127
 EXPRESSION ((fsm_state_q == ONEST_0) || (fsm_state_q == LP_0) || (fsm_state_q == NP_0))
             ------------1-----------    ----------2----------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T5
100CoveredT1,T2,T3

 LINE       127
 SUB-EXPRESSION (fsm_state_q == ONEST_0)
                ------------1-----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       127
 SUB-EXPRESSION (fsm_state_q == LP_0)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T3,T5

 LINE       127
 SUB-EXPRESSION (fsm_state_q == NP_0)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       128
 EXPRESSION (fsm_chn0_sel && adc_d_val_i)
             ------1-----    -----2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       129
 EXPRESSION (chn0_val_we_d ? adc_d_i : chn0_val_o)
             ------1------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       131
 EXPRESSION ((fsm_state_q == ONEST_1) || (fsm_state_q == LP_1) || (fsm_state_q == NP_1))
             ------------1-----------    ----------2----------    ----------3----------
-1--2--3-StatusTests
000CoveredT1,T2,T4
001CoveredT1,T2,T3
010CoveredT1,T3,T5
100CoveredT1,T2,T3

 LINE       131
 SUB-EXPRESSION (fsm_state_q == ONEST_1)
                ------------1-----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       131
 SUB-EXPRESSION (fsm_state_q == LP_1)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T3,T5

 LINE       131
 SUB-EXPRESSION (fsm_state_q == NP_1)
                ----------1----------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       132
 EXPRESSION (fsm_chn1_sel && adc_d_val_i)
             ------1-----    -----2-----
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T2,T3
11CoveredT1,T2,T3

 LINE       133
 EXPRESSION (chn1_val_we_d ? adc_d_i : chn1_val_o)
             ------1------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T3

 LINE       169
 EXPRESSION (((|adc_ctrl_match_i)) & ((adc_ctrl_match_i == adc_ctrl_match_q) | ((~|adc_ctrl_match_q))))
             ----------1----------   --------------------------------2--------------------------------
-1--2-StatusTests
01CoveredT1,T2,T4
10CoveredT3,T6,T7
11CoveredT1,T3,T6

 LINE       169
 SUB-EXPRESSION ((adc_ctrl_match_i == adc_ctrl_match_q) | ((~|adc_ctrl_match_q)))
                 -------------------1------------------   -----------2----------
-1--2-StatusTests
00CoveredT3,T6,T7
01CoveredT1,T3,T6
10CoveredT1,T3,T6

 LINE       169
 SUB-EXPRESSION (adc_ctrl_match_i == adc_ctrl_match_q)
                -------------------1------------------
-1-StatusTests
0CoveredT1,T2,T4
1CoveredT1,T2,T4

 LINE       179
 EXPRESSION (trigger_h2l || cfg_fsm_rst_i)
             -----1-----    ------2------
-1--2-StatusTests
00CoveredT1,T2,T4
01CoveredT1,T3,T6
10CoveredT1,T2,T3

 LINE       216
 EXPRESSION (pwrup_timer_cnt_q != cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       219
 EXPRESSION (pwrup_timer_cnt_q == cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTestsExclude Annotation
0Excluded VC_COV_UNR
1CoveredT1,T2,T3

 LINE       290
 EXPRESSION (lp_sample_cnt_q == lp_sample_cnt_thresh)
            --------------------1--------------------
-1-StatusTests
0CoveredT1,T9,T11
1CoveredT6,T7,T8

 LINE       300
 EXPRESSION (wakeup_timer_cnt_q != cfg_wakeup_time_i)
            --------------------1--------------------
-1-StatusTests
0CoveredT1,T3,T5
1CoveredT1,T3,T5

 LINE       303
 EXPRESSION (wakeup_timer_cnt_q == cfg_wakeup_time_i)
            --------------------1--------------------
-1-StatusTestsExclude Annotation
0Excluded VC_COV_UNR
1CoveredT1,T3,T5

 LINE       310
 EXPRESSION (pwrup_timer_cnt_q != cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTests
0CoveredT1,T3,T5
1CoveredT1,T3,T5

 LINE       313
 EXPRESSION (pwrup_timer_cnt_q == cfg_pwrup_time_i)
            -------------------1-------------------
-1-StatusTestsExclude Annotation
0Excluded VC_COV_UNR
1CoveredT1,T3,T5

 LINE       363
 EXPRESSION (np_sample_cnt_q == np_sample_cnt_thresh)
            --------------------1--------------------
-1-StatusTests
0CoveredT3,T6,T7
1CoveredT3,T6,T7

FSM Coverage for Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm
Summary for FSM :: fsm_state_q
TotalCoveredPercent
States 17 17 100.00 (Not included in score)
Transitions 37 37 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: fsm_state_q
statesLine No.CoveredTests
LP_0 225 Covered T1,T3,T5
LP_021 263 Covered T1,T3,T5
LP_1 269 Covered T1,T3,T5
LP_EVAL 276 Covered T1,T3,T5
LP_PWRUP 304 Covered T1,T3,T5
LP_SLP 285 Covered T1,T3,T5
NP_0 228 Covered T1,T2,T3
NP_021 322 Covered T1,T2,T3
NP_1 328 Covered T1,T2,T3
NP_DONE 364 Covered T3,T6,T7
NP_EVAL 335 Covered T1,T2,T3
ONEST_0 222 Covered T1,T2,T3
ONEST_021 236 Covered T1,T2,T3
ONEST_1 242 Covered T1,T2,T3
ONEST_DONE 249 Covered T1,T2,T3
PWRDN 180 Covered T1,T2,T4
PWRUP 211 Covered T1,T2,T3


transitionsLine No.CoveredTests
LP_0->LP_021 263 Covered T1,T3,T5
LP_0->PWRDN 180 Covered T1,T7,T8
LP_021->LP_1 269 Covered T1,T3,T5
LP_021->PWRDN 180 Covered T1,T9,T55
LP_1->LP_EVAL 276 Covered T1,T3,T5
LP_1->PWRDN 180 Covered T1,T9,T11
LP_EVAL->LP_SLP 285 Covered T1,T3,T5
LP_EVAL->NP_0 291 Covered T6,T7,T8
LP_EVAL->PWRDN 180 Covered T1,T3,T5
LP_PWRUP->LP_0 315 Covered T1,T3,T5
LP_PWRUP->PWRDN 180 Covered T1,T9,T15
LP_SLP->LP_PWRUP 304 Covered T1,T3,T5
LP_SLP->PWRDN 180 Covered T1,T3,T5
NP_0->NP_021 322 Covered T1,T2,T3
NP_0->PWRDN 180 Covered T1,T2,T3
NP_021->NP_1 328 Covered T1,T2,T3
NP_021->PWRDN 180 Covered T1,T9,T11
NP_1->NP_EVAL 335 Covered T1,T2,T3
NP_1->PWRDN 180 Covered T1,T9,T11
NP_DONE->NP_0 375 Covered T3,T6,T7
NP_DONE->PWRDN 180 Covered T9,T16,T59
NP_EVAL->LP_0 355 Covered T1,T6,T7
NP_EVAL->NP_0 357 Covered T1,T2,T3
NP_EVAL->NP_DONE 364 Covered T3,T6,T7
NP_EVAL->PWRDN 180 Covered T1,T2,T9
ONEST_0->ONEST_021 236 Covered T1,T2,T3
ONEST_0->PWRDN 180 Covered T1,T9,T11
ONEST_021->ONEST_1 242 Covered T1,T2,T3
ONEST_021->PWRDN 180 Covered T1,T15,T47
ONEST_1->ONEST_DONE 249 Covered T1,T2,T3
ONEST_1->PWRDN 180 Covered T1,T11,T15
ONEST_DONE->PWRDN 180 Covered T1,T2,T3
PWRDN->PWRUP 211 Covered T1,T2,T3
PWRUP->LP_0 225 Covered T1,T3,T5
PWRUP->NP_0 228 Covered T1,T2,T3
PWRUP->ONEST_0 222 Covered T1,T2,T3
PWRUP->PWRDN 180 Covered T1,T9,T11



Branch Coverage for Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm
Line No.TotalCoveredPercent
Branches 79 78 98.73
TERNARY 74 2 2 100.00
TERNARY 87 2 2 100.00
TERNARY 100 2 2 100.00
TERNARY 113 2 2 100.00
TERNARY 129 2 2 100.00
TERNARY 133 2 2 100.00
IF 61 3 3 100.00
IF 77 3 3 100.00
IF 90 3 3 100.00
IF 103 3 3 100.00
IF 117 3 3 100.00
IF 136 3 3 100.00
IF 157 4 4 100.00
IF 176 3 3 100.00
CASE 207 42 41 97.62

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv' or '../src/lowrisc_ip_adc_ctrl_1.0/rtl/adc_ctrl_fsm.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 74 (pwrup_timer_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T4


LineNo. Expression -1-: 87 (lp_sample_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T6,T7,T8
0 Covered T1,T2,T4


LineNo. Expression -1-: 100 (np_sample_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T3,T6,T7
0 Covered T1,T2,T4


LineNo. Expression -1-: 113 (wakeup_timer_cnt_en) ?

Branches:
-1-StatusTests
1 Covered T1,T3,T5
0 Covered T1,T2,T4


LineNo. Expression -1-: 129 (chn0_val_we_d) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T4


LineNo. Expression -1-: 133 (chn1_val_we_d) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T4


LineNo. Expression -1-: 61 if ((!rst_aon_ni)) -2-: 64 if (cfg_fsm_rst_i)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T3,T6
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 77 if ((!rst_aon_ni)) -2-: 80 if (((pwrup_timer_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 90 if ((!rst_aon_ni)) -2-: 93 if (((lp_sample_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 103 if ((!rst_aon_ni)) -2-: 106 if (((np_sample_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 117 if ((!rst_aon_ni)) -2-: 120 if (((wakeup_timer_cnt_clr || cfg_fsm_rst_i) || trigger_h2l))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 136 if ((!rst_aon_ni)) -2-: 142 if (cfg_fsm_rst_i)

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T3,T6
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 157 if ((!rst_aon_ni)) -2-: 160 if (cfg_fsm_rst_i) -3-: 163 if (ld_match)

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T4
0 1 - Covered T1,T3,T6
0 0 1 Covered T1,T2,T3
0 0 0 Covered T1,T2,T4


LineNo. Expression -1-: 176 if ((!rst_aon_ni)) -2-: 179 if ((trigger_h2l || cfg_fsm_rst_i))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T4
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T4


LineNo. Expression -1-: 207 case (fsm_state_q) -2-: 210 if (trigger_l2h) -3-: 216 if ((pwrup_timer_cnt_q != cfg_pwrup_time_i)) -4-: 219 if ((pwrup_timer_cnt_q == cfg_pwrup_time_i)) -5-: 221 if (cfg_oneshot_mode_i) -6-: 224 if (cfg_lp_mode_i) -7-: 227 if ((!cfg_lp_mode_i)) -8-: 235 if (adc_d_val_i) -9-: 241 if ((!adc_d_val_i)) -10-: 248 if (adc_d_val_i) -11-: 262 if (adc_d_val_i) -12-: 268 if ((!adc_d_val_i)) -13-: 275 if (adc_d_val_i) -14-: 282 if ((!adc_d_val_i)) -15-: 284 if ((!stay_match)) -16-: 287 if ((lp_sample_cnt_q < lp_sample_cnt_thresh)) -17-: 290 if ((lp_sample_cnt_q == lp_sample_cnt_thresh)) -18-: 300 if ((wakeup_timer_cnt_q != cfg_wakeup_time_i)) -19-: 303 if ((wakeup_timer_cnt_q == cfg_wakeup_time_i)) -20-: 310 if ((pwrup_timer_cnt_q != cfg_pwrup_time_i)) -21-: 313 if ((pwrup_timer_cnt_q == cfg_pwrup_time_i)) -22-: 321 if (adc_d_val_i) -23-: 327 if ((!adc_d_val_i)) -24-: 334 if (adc_d_val_i) -25-: 341 if ((!adc_d_val_i)) -26-: 353 if ((!stay_match)) -27-: 354 if (cfg_lp_mode_i) -28-: 360 if ((np_sample_cnt_q < np_sample_cnt_thresh)) -29-: 363 if ((np_sample_cnt_q == np_sample_cnt_thresh)) -30-: 366 if ((np_sample_cnt_q > np_sample_cnt_thresh))

Branches:
-1--2--3--4--5--6--7--8--9--10--11--12--13--14--15--16--17--18--19--20--21--22--23--24--25--26--27--28--29--30-StatusTestsExclude Annotation
PWRDN 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRDN 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T4
PWRUP - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRUP - 0 1 1 - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRUP - 0 1 0 1 - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
PWRUP - 0 1 0 0 1 - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
PWRUP - 0 1 0 0 0 - - - - - - - - - - - - - - - - - - - - - - - Excluded VC_COV_UNR
PWRUP - 0 0 - - - - - - - - - - - - - - - - - - - - - - - - - - Excluded VC_COV_UNR
ONEST_0 - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_0 - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_021 - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_021 - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_1 - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_1 - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ONEST_DONE - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
LP_0 - - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_0 - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_021 - - - - - - - - - - 1 - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_021 - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_1 - - - - - - - - - - - 1 - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_1 - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_EVAL - - - - - - - - - - - - 1 1 - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_EVAL - - - - - - - - - - - - 1 0 1 - - - - - - - - - - - - - - Covered T6,T7,T8
LP_EVAL - - - - - - - - - - - - 1 0 0 1 - - - - - - - - - - - - - Covered T6,T7,T8
LP_EVAL - - - - - - - - - - - - 1 0 0 0 - - - - - - - - - - - - - Covered T1,T9,T11
LP_EVAL - - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - Covered T1,T3,T5
LP_SLP - - - - - - - - - - - - - - - - 1 - - - - - - - - - - - - Covered T1,T3,T5
LP_SLP - - - - - - - - - - - - - - - - 0 1 - - - - - - - - - - - Covered T1,T3,T5
LP_SLP - - - - - - - - - - - - - - - - 0 0 - - - - - - - - - - - Excluded VC_COV_UNR
LP_PWRUP - - - - - - - - - - - - - - - - - - 1 - - - - - - - - - - Covered T1,T3,T5
LP_PWRUP - - - - - - - - - - - - - - - - - - 0 1 - - - - - - - - - Covered T1,T3,T5
LP_PWRUP - - - - - - - - - - - - - - - - - - 0 0 - - - - - - - - - Excluded VC_COV_UNR
NP_0 - - - - - - - - - - - - - - - - - - - - 1 - - - - - - - - Covered T1,T2,T3
NP_0 - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - - Covered T1,T2,T3
NP_021 - - - - - - - - - - - - - - - - - - - - - 1 - - - - - - - Covered T1,T2,T3
NP_021 - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - Covered T1,T2,T3
NP_1 - - - - - - - - - - - - - - - - - - - - - - 1 - - - - - - Covered T1,T2,T3
NP_1 - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - Covered T1,T2,T3
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 1 1 - - - Covered T1,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 1 0 - - - Covered T1,T2,T3
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 1 - - Covered T3,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 1 - Covered T3,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 0 1 Covered T3,T6,T7
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 0 0 Excluded VC_COV_UNR
NP_EVAL - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - Covered T1,T2,T3
NP_DONE - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T3,T6,T7
default - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Not Covered


Assert Coverage for Instance : tb.dut.u_adc_ctrl_core.u_adc_ctrl_fsm
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
LpSampleCntCfg_M 31611027 31528499 0 0
NpCntClrMisMatch_A 31611027 158598 0 0
NpCntClrPwrDn_A 31611027 93248 0 0
NpSampleCntCfg_M 31611027 31528499 0 0


LpSampleCntCfg_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 31528499 0 0
T1 82 1 0 0
T2 699 607 0 0
T3 74965 74575 0 0
T4 81 1 0 0
T5 7711 7614 0 0
T6 36751 36669 0 0
T7 103885 103797 0 0
T8 126728 126650 0 0
T9 78 1 0 0
T10 64732 64640 0 0

NpCntClrMisMatch_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 158598 0 0
T2 699 6 0 0
T3 74965 577 0 0
T4 81 0 0 0
T5 7711 51 0 0
T6 36751 120 0 0
T7 103885 231 0 0
T8 126728 1263 0 0
T9 78 0 0 0
T10 64732 81 0 0
T11 73570 126 0 0
T12 0 19 0 0
T13 0 54 0 0

NpCntClrPwrDn_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 93248 0 0
T1 82 1 0 0
T2 699 83 0 0
T3 74965 460 0 0
T4 81 1 0 0
T5 7711 90 0 0
T6 36751 76 0 0
T7 103885 193 0 0
T8 126728 202 0 0
T9 78 1 0 0
T10 64732 140 0 0

NpSampleCntCfg_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 31611027 31528499 0 0
T1 82 1 0 0
T2 699 607 0 0
T3 74965 74575 0 0
T4 81 1 0 0
T5 7711 7614 0 0
T6 36751 36669 0 0
T7 103885 103797 0 0
T8 126728 126650 0 0
T9 78 1 0 0
T10 64732 64640 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%