| T598 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_polled_fixed.862183460 |
|
|
Oct 02 10:06:03 PM UTC 24 |
Oct 02 10:07:48 PM UTC 24 |
168405213439 ps |
| T599 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_smoke.1420896012 |
|
|
Oct 02 10:07:31 PM UTC 24 |
Oct 02 10:07:48 PM UTC 24 |
5856444654 ps |
| T600 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_stress_all.1942874985 |
|
|
Oct 02 10:07:24 PM UTC 24 |
Oct 02 10:08:08 PM UTC 24 |
9565139333 ps |
| T236 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_stress_all.790762225 |
|
|
Oct 02 10:03:57 PM UTC 24 |
Oct 02 10:08:19 PM UTC 24 |
216439911433 ps |
| T601 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_stress_all.686638083 |
|
|
Oct 02 10:00:24 PM UTC 24 |
Oct 02 10:08:29 PM UTC 24 |
368951452542 ps |
| T602 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_interrupt_fixed.1744521628 |
|
|
Oct 02 10:06:09 PM UTC 24 |
Oct 02 10:08:32 PM UTC 24 |
161382635564 ps |
| T603 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_both.1739827289 |
|
|
Oct 02 10:03:32 PM UTC 24 |
Oct 02 10:08:41 PM UTC 24 |
165382942202 ps |
| T604 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_polled.2771600350 |
|
|
Oct 02 10:04:02 PM UTC 24 |
Oct 02 10:08:41 PM UTC 24 |
162529129146 ps |
| T605 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_wakeup.1984785969 |
|
|
Oct 02 10:06:12 PM UTC 24 |
Oct 02 10:08:46 PM UTC 24 |
177954057216 ps |
| T606 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_poweron_counter.1582668314 |
|
|
Oct 02 10:08:32 PM UTC 24 |
Oct 02 10:08:47 PM UTC 24 |
3739186834 ps |
| T607 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_polled_fixed.1460234549 |
|
|
Oct 02 10:07:43 PM UTC 24 |
Oct 02 10:08:58 PM UTC 24 |
488603166197 ps |
| T608 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_alert_test.2362718792 |
|
|
Oct 02 10:08:59 PM UTC 24 |
Oct 02 10:09:01 PM UTC 24 |
424102579 ps |
| T609 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_fsm_reset.1146809589 |
|
|
Oct 02 10:00:19 PM UTC 24 |
Oct 02 10:09:05 PM UTC 24 |
127271296202 ps |
| T610 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_interrupt_fixed.3695266754 |
|
|
Oct 02 10:00:49 PM UTC 24 |
Oct 02 10:09:07 PM UTC 24 |
159186639056 ps |
| T611 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_stress_all_with_rand_reset.3873120209 |
|
|
Oct 02 10:08:48 PM UTC 24 |
Oct 02 10:09:08 PM UTC 24 |
10101644430 ps |
| T612 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_lowpower_counter.4142678177 |
|
|
Oct 02 10:08:41 PM UTC 24 |
Oct 02 10:09:09 PM UTC 24 |
42534018778 ps |
| T613 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_smoke.3817584945 |
|
|
Oct 02 10:09:02 PM UTC 24 |
Oct 02 10:09:10 PM UTC 24 |
5974739900 ps |
| T614 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_polled_fixed.266401868 |
|
|
Oct 02 09:55:25 PM UTC 24 |
Oct 02 10:09:19 PM UTC 24 |
320453704590 ps |
| T615 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_wakeup_fixed.1424748647 |
|
|
Oct 02 10:02:51 PM UTC 24 |
Oct 02 10:09:20 PM UTC 24 |
584408873939 ps |
| T616 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_fsm_reset.2065831605 |
|
|
Oct 02 09:57:36 PM UTC 24 |
Oct 02 10:09:24 PM UTC 24 |
113108905093 ps |
| T260 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_interrupt.899749736 |
|
|
Oct 02 10:04:18 PM UTC 24 |
Oct 02 10:09:41 PM UTC 24 |
492804430597 ps |
| T617 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_interrupt_fixed.1482425839 |
|
|
Oct 02 09:58:06 PM UTC 24 |
Oct 02 10:09:46 PM UTC 24 |
494422517723 ps |
| T618 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_poweron_counter.2314333353 |
|
|
Oct 02 10:09:42 PM UTC 24 |
Oct 02 10:09:46 PM UTC 24 |
4959086847 ps |
| T619 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_interrupt_fixed.3786203028 |
|
|
Oct 02 10:04:27 PM UTC 24 |
Oct 02 10:10:23 PM UTC 24 |
484925399823 ps |
| T620 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_stress_all.1709862777 |
|
|
Oct 02 09:55:12 PM UTC 24 |
Oct 02 10:10:30 PM UTC 24 |
286886747287 ps |
| T34 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_stress_all_with_rand_reset.3830079981 |
|
|
Oct 02 10:10:24 PM UTC 24 |
Oct 02 10:10:38 PM UTC 24 |
2308356674 ps |
| T621 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_alert_test.594515243 |
|
|
Oct 02 10:10:39 PM UTC 24 |
Oct 02 10:10:42 PM UTC 24 |
308263002 ps |
| T622 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_smoke.3509440117 |
|
|
Oct 02 10:10:42 PM UTC 24 |
Oct 02 10:10:50 PM UTC 24 |
5924949545 ps |
| T623 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_fsm_reset.2643253892 |
|
|
Oct 02 10:02:21 PM UTC 24 |
Oct 02 10:10:55 PM UTC 24 |
86195479997 ps |
| T624 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_wakeup.1870643319 |
|
|
Oct 02 10:07:49 PM UTC 24 |
Oct 02 10:11:00 PM UTC 24 |
169678930920 ps |
| T625 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_lowpower_counter.1644498015 |
|
|
Oct 02 10:09:47 PM UTC 24 |
Oct 02 10:11:02 PM UTC 24 |
27074411938 ps |
| T626 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_polled.1367976392 |
|
|
Oct 02 09:47:58 PM UTC 24 |
Oct 02 10:11:10 PM UTC 24 |
500308989964 ps |
| T627 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_interrupt.1875670581 |
|
|
Oct 02 10:07:45 PM UTC 24 |
Oct 02 10:11:15 PM UTC 24 |
162765542213 ps |
| T628 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_wakeup_fixed.3986188835 |
|
|
Oct 02 10:08:09 PM UTC 24 |
Oct 02 10:11:33 PM UTC 24 |
380293467634 ps |
| T308 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_both.4138546331 |
|
|
Oct 02 10:04:47 PM UTC 24 |
Oct 02 10:11:34 PM UTC 24 |
345780768177 ps |
| T629 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_interrupt_fixed.3135412198 |
|
|
Oct 02 09:49:54 PM UTC 24 |
Oct 02 10:11:37 PM UTC 24 |
483465415824 ps |
| T347 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_both.3162741315 |
|
|
Oct 02 09:58:19 PM UTC 24 |
Oct 02 10:11:41 PM UTC 24 |
515945215234 ps |
| T630 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/20.adc_ctrl_filters_wakeup_fixed.2771750107 |
|
|
Oct 02 09:41:26 PM UTC 24 |
Oct 02 10:11:42 PM UTC 24 |
627260357469 ps |
| T631 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_poweron_counter.2079967191 |
|
|
Oct 02 10:11:38 PM UTC 24 |
Oct 02 10:11:54 PM UTC 24 |
3690030823 ps |
| T632 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_polled_fixed.557065174 |
|
|
Oct 02 10:02:43 PM UTC 24 |
Oct 02 10:12:00 PM UTC 24 |
332940866276 ps |
| T35 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_stress_all_with_rand_reset.3289676 |
|
|
Oct 02 10:11:55 PM UTC 24 |
Oct 02 10:12:02 PM UTC 24 |
7700134483 ps |
| T633 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_alert_test.1012528238 |
|
|
Oct 02 10:12:03 PM UTC 24 |
Oct 02 10:12:06 PM UTC 24 |
586264365 ps |
| T634 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_lowpower_counter.150244653 |
|
|
Oct 02 10:11:42 PM UTC 24 |
Oct 02 10:12:06 PM UTC 24 |
40247009412 ps |
| T635 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_smoke.523617400 |
|
|
Oct 02 10:12:06 PM UTC 24 |
Oct 02 10:12:33 PM UTC 24 |
5929119776 ps |
| T636 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_wakeup_fixed.2031003156 |
|
|
Oct 02 10:09:20 PM UTC 24 |
Oct 02 10:12:35 PM UTC 24 |
196458315253 ps |
| T637 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_interrupt.3350341647 |
|
|
Oct 02 10:02:48 PM UTC 24 |
Oct 02 10:12:41 PM UTC 24 |
476842711952 ps |
| T290 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_both.415663011 |
|
|
Oct 02 10:06:20 PM UTC 24 |
Oct 02 10:13:11 PM UTC 24 |
527161987952 ps |
| T638 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_interrupt_fixed.2400562069 |
|
|
Oct 02 10:09:10 PM UTC 24 |
Oct 02 10:13:12 PM UTC 24 |
328138095707 ps |
| T639 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_stress_all.1750940052 |
|
|
Oct 02 10:05:35 PM UTC 24 |
Oct 02 10:13:31 PM UTC 24 |
169800748666 ps |
| T640 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_interrupt.4030837513 |
|
|
Oct 02 10:12:37 PM UTC 24 |
Oct 02 10:13:39 PM UTC 24 |
166426409688 ps |
| T641 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_wakeup.3379700293 |
|
|
Oct 02 10:11:11 PM UTC 24 |
Oct 02 10:13:50 PM UTC 24 |
178328655782 ps |
| T642 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_both.3171397672 |
|
|
Oct 02 10:09:25 PM UTC 24 |
Oct 02 10:13:54 PM UTC 24 |
161060086760 ps |
| T643 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_poweron_counter.2864548537 |
|
|
Oct 02 10:13:51 PM UTC 24 |
Oct 02 10:13:57 PM UTC 24 |
4036576751 ps |
| T644 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_clock_gating.2513063397 |
|
|
Oct 02 10:11:34 PM UTC 24 |
Oct 02 10:14:11 PM UTC 24 |
163364836500 ps |
| T645 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_interrupt.4045282417 |
|
|
Oct 02 10:11:01 PM UTC 24 |
Oct 02 10:14:14 PM UTC 24 |
165288043597 ps |
| T646 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_stress_all.2915909735 |
|
|
Oct 02 09:58:39 PM UTC 24 |
Oct 02 10:14:18 PM UTC 24 |
546235799146 ps |
| T647 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_alert_test.284477048 |
|
|
Oct 02 10:14:19 PM UTC 24 |
Oct 02 10:14:21 PM UTC 24 |
385268973 ps |
| T284 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_wakeup.713001480 |
|
|
Oct 02 10:01:14 PM UTC 24 |
Oct 02 10:14:22 PM UTC 24 |
346193192187 ps |
| T332 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_stress_all_with_rand_reset.2007065879 |
|
|
Oct 02 10:14:11 PM UTC 24 |
Oct 02 10:14:24 PM UTC 24 |
14324389892 ps |
| T648 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_smoke.62521705 |
|
|
Oct 02 10:14:22 PM UTC 24 |
Oct 02 10:14:32 PM UTC 24 |
5631378051 ps |
| T649 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_wakeup_fixed.667214980 |
|
|
Oct 02 10:01:31 PM UTC 24 |
Oct 02 10:14:37 PM UTC 24 |
587051444985 ps |
| T650 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_wakeup_fixed.1701062768 |
|
|
Oct 02 10:06:13 PM UTC 24 |
Oct 02 10:14:57 PM UTC 24 |
392220842993 ps |
| T651 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_filters_interrupt.1796655638 |
|
|
Oct 02 09:51:57 PM UTC 24 |
Oct 02 10:15:02 PM UTC 24 |
493488033237 ps |
| T652 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_wakeup.2099313895 |
|
|
Oct 02 10:13:12 PM UTC 24 |
Oct 02 10:15:08 PM UTC 24 |
633219717624 ps |
| T653 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_lowpower_counter.1672936602 |
|
|
Oct 02 10:13:54 PM UTC 24 |
Oct 02 10:15:22 PM UTC 24 |
33560800872 ps |
| T338 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_polled.2482739318 |
|
|
Oct 02 09:58:46 PM UTC 24 |
Oct 02 10:15:30 PM UTC 24 |
325630275509 ps |
| T654 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_poweron_counter.2149816711 |
|
|
Oct 02 10:15:31 PM UTC 24 |
Oct 02 10:15:38 PM UTC 24 |
5047517977 ps |
| T655 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_fsm_reset.3860424337 |
|
|
Oct 02 10:03:56 PM UTC 24 |
Oct 02 10:15:39 PM UTC 24 |
103209376904 ps |
| T267 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_both.2841088735 |
|
|
Oct 02 10:11:35 PM UTC 24 |
Oct 02 10:15:41 PM UTC 24 |
351191703985 ps |
| T270 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_clock_gating.1144069816 |
|
|
Oct 02 10:01:40 PM UTC 24 |
Oct 02 10:15:48 PM UTC 24 |
342680817672 ps |
| T656 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/2.adc_ctrl_stress_all.1175292327 |
|
|
Oct 02 09:12:34 PM UTC 24 |
Oct 02 10:15:55 PM UTC 24 |
1186772241902 ps |
| T261 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/26.adc_ctrl_filters_both.3541187350 |
|
|
Oct 02 09:50:17 PM UTC 24 |
Oct 02 10:15:56 PM UTC 24 |
531092985194 ps |
| T657 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_alert_test.270887113 |
|
|
Oct 02 10:15:56 PM UTC 24 |
Oct 02 10:15:58 PM UTC 24 |
303642220 ps |
| T658 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_wakeup_fixed.1395427487 |
|
|
Oct 02 10:04:36 PM UTC 24 |
Oct 02 10:15:58 PM UTC 24 |
186701385508 ps |
| T333 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_clock_gating.625416299 |
|
|
Oct 02 10:13:32 PM UTC 24 |
Oct 02 10:16:00 PM UTC 24 |
160044624779 ps |
| T659 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_polled_fixed.2387682994 |
|
|
Oct 02 10:12:35 PM UTC 24 |
Oct 02 10:16:05 PM UTC 24 |
486282124871 ps |
| T660 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_polled.3533731747 |
|
|
Oct 02 10:14:23 PM UTC 24 |
Oct 02 10:16:08 PM UTC 24 |
164661808201 ps |
| T661 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/28.adc_ctrl_filters_polled.88978199 |
|
|
Oct 02 09:53:43 PM UTC 24 |
Oct 02 10:16:08 PM UTC 24 |
491623861597 ps |
| T306 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_stress_all_with_rand_reset.1006429850 |
|
|
Oct 02 10:15:42 PM UTC 24 |
Oct 02 10:16:09 PM UTC 24 |
134458946617 ps |
| T662 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_smoke.1212306515 |
|
|
Oct 02 10:15:57 PM UTC 24 |
Oct 02 10:16:13 PM UTC 24 |
5574089596 ps |
| T322 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_stress_all.3148948127 |
|
|
Oct 02 10:12:01 PM UTC 24 |
Oct 02 10:16:27 PM UTC 24 |
520372345008 ps |
| T663 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_lowpower_counter.193434891 |
|
|
Oct 02 10:15:39 PM UTC 24 |
Oct 02 10:16:33 PM UTC 24 |
33537617788 ps |
| T321 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_interrupt.136074491 |
|
|
Oct 02 10:14:33 PM UTC 24 |
Oct 02 10:16:34 PM UTC 24 |
163218177455 ps |
| T664 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_interrupt_fixed.1414405020 |
|
|
Oct 02 10:14:38 PM UTC 24 |
Oct 02 10:16:40 PM UTC 24 |
320662339078 ps |
| T206 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_stress_all.1224927935 |
|
|
Oct 02 10:08:48 PM UTC 24 |
Oct 02 10:18:16 PM UTC 24 |
260576102497 ps |
| T665 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_poweron_counter.340742821 |
|
|
Oct 02 10:16:28 PM UTC 24 |
Oct 02 10:16:42 PM UTC 24 |
4373163579 ps |
| T666 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_lowpower_counter.1884564315 |
|
|
Oct 02 10:16:34 PM UTC 24 |
Oct 02 10:16:48 PM UTC 24 |
37910431477 ps |
| T667 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_interrupt_fixed.1724340542 |
|
|
Oct 02 10:11:02 PM UTC 24 |
Oct 02 10:16:48 PM UTC 24 |
505613292053 ps |
| T668 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_both.1680362899 |
|
|
Oct 02 10:08:29 PM UTC 24 |
Oct 02 10:16:51 PM UTC 24 |
162149744934 ps |
| T669 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_alert_test.2353406516 |
|
|
Oct 02 10:16:49 PM UTC 24 |
Oct 02 10:16:52 PM UTC 24 |
332929305 ps |
| T298 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_clock_gating.585367961 |
|
|
Oct 02 10:04:37 PM UTC 24 |
Oct 02 10:16:57 PM UTC 24 |
531151898078 ps |
| T670 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_clock_gating.575540599 |
|
|
Oct 02 10:08:20 PM UTC 24 |
Oct 02 10:17:04 PM UTC 24 |
348704294808 ps |
| T671 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_fsm_reset.2564436344 |
|
|
Oct 02 10:09:47 PM UTC 24 |
Oct 02 10:17:05 PM UTC 24 |
75880417995 ps |
| T672 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_smoke.3767318481 |
|
|
Oct 02 10:16:49 PM UTC 24 |
Oct 02 10:17:05 PM UTC 24 |
5784401025 ps |
| T673 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_interrupt.2397916177 |
|
|
Oct 02 09:58:51 PM UTC 24 |
Oct 02 10:17:08 PM UTC 24 |
321313817760 ps |
| T674 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_wakeup_fixed.3924143138 |
|
|
Oct 02 10:11:16 PM UTC 24 |
Oct 02 10:17:12 PM UTC 24 |
200283370887 ps |
| T366 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_fsm_reset.3825103087 |
|
|
Oct 02 10:06:35 PM UTC 24 |
Oct 02 10:17:12 PM UTC 24 |
110900390821 ps |
| T675 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_stress_all.3158004378 |
|
|
Oct 02 10:15:50 PM UTC 24 |
Oct 02 10:17:19 PM UTC 24 |
371821253282 ps |
| T676 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_poweron_counter.3426955643 |
|
|
Oct 02 10:17:13 PM UTC 24 |
Oct 02 10:17:26 PM UTC 24 |
4793184153 ps |
| T351 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/32.adc_ctrl_filters_wakeup.4126929470 |
|
|
Oct 02 09:58:54 PM UTC 24 |
Oct 02 10:17:30 PM UTC 24 |
416515990509 ps |
| T293 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_stress_all_with_rand_reset.2874228916 |
|
|
Oct 02 10:16:41 PM UTC 24 |
Oct 02 10:17:31 PM UTC 24 |
20585846789 ps |
| T677 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_polled_fixed.1001141934 |
|
|
Oct 02 10:09:08 PM UTC 24 |
Oct 02 10:17:34 PM UTC 24 |
328649105510 ps |
| T678 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_fsm_reset.2845503411 |
|
|
Oct 02 10:05:10 PM UTC 24 |
Oct 02 10:17:34 PM UTC 24 |
109235226213 ps |
| T679 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_alert_test.2593782913 |
|
|
Oct 02 10:17:34 PM UTC 24 |
Oct 02 10:17:36 PM UTC 24 |
318084730 ps |
| T312 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_stress_all_with_rand_reset.320582272 |
|
|
Oct 02 10:17:31 PM UTC 24 |
Oct 02 10:17:38 PM UTC 24 |
19564987461 ps |
| T680 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_smoke.2682067297 |
|
|
Oct 02 10:17:35 PM UTC 24 |
Oct 02 10:17:46 PM UTC 24 |
5898433578 ps |
| T207 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_fsm_reset.990821944 |
|
|
Oct 02 10:08:42 PM UTC 24 |
Oct 02 10:18:03 PM UTC 24 |
127494692783 ps |
| T681 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_interrupt.3559195370 |
|
|
Oct 02 10:16:01 PM UTC 24 |
Oct 02 10:18:06 PM UTC 24 |
160763350044 ps |
| T682 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_stress_all.3027293052 |
|
|
Oct 02 10:17:32 PM UTC 24 |
Oct 02 10:18:12 PM UTC 24 |
35042631184 ps |
| T683 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_fsm_reset.468758456 |
|
|
Oct 02 10:11:43 PM UTC 24 |
Oct 02 10:18:16 PM UTC 24 |
92442108099 ps |
| T684 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_polled_fixed.2489038276 |
|
|
Oct 02 10:15:59 PM UTC 24 |
Oct 02 10:18:36 PM UTC 24 |
324315077960 ps |
| T339 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_clock_gating.4149236723 |
|
|
Oct 02 10:15:08 PM UTC 24 |
Oct 02 10:18:42 PM UTC 24 |
317572178415 ps |
| T685 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_both.1502933237 |
|
|
Oct 02 10:17:13 PM UTC 24 |
Oct 02 10:18:52 PM UTC 24 |
186481038262 ps |
| T686 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_wakeup_fixed.2062957719 |
|
|
Oct 02 10:17:06 PM UTC 24 |
Oct 02 10:18:54 PM UTC 24 |
192490720404 ps |
| T687 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_poweron_counter.4086624215 |
|
|
Oct 02 10:18:37 PM UTC 24 |
Oct 02 10:19:02 PM UTC 24 |
5304926174 ps |
| T36 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_stress_all_with_rand_reset.2722356074 |
|
|
Oct 02 10:18:54 PM UTC 24 |
Oct 02 10:19:04 PM UTC 24 |
2635899164 ps |
| T688 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_alert_test.4127725996 |
|
|
Oct 02 10:19:05 PM UTC 24 |
Oct 02 10:19:07 PM UTC 24 |
387027228 ps |
| T689 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_polled.3138659636 |
|
|
Oct 02 10:12:06 PM UTC 24 |
Oct 02 10:19:17 PM UTC 24 |
484267400693 ps |
| T690 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_interrupt.2452134736 |
|
|
Oct 02 10:16:58 PM UTC 24 |
Oct 02 10:19:29 PM UTC 24 |
165121715132 ps |
| T691 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_smoke.3779133424 |
|
|
Oct 02 10:19:08 PM UTC 24 |
Oct 02 10:19:30 PM UTC 24 |
5659937288 ps |
| T329 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_wakeup.928823342 |
|
|
Oct 02 10:09:10 PM UTC 24 |
Oct 02 10:19:32 PM UTC 24 |
525075109692 ps |
| T692 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_interrupt_fixed.1733981224 |
|
|
Oct 02 10:12:43 PM UTC 24 |
Oct 02 10:19:37 PM UTC 24 |
322650168897 ps |
| T693 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_lowpower_counter.650348173 |
|
|
Oct 02 10:17:20 PM UTC 24 |
Oct 02 10:19:47 PM UTC 24 |
41209175626 ps |
| T349 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_interrupt.186828136 |
|
|
Oct 02 09:55:34 PM UTC 24 |
Oct 02 10:19:50 PM UTC 24 |
476284071532 ps |
| T694 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_polled.3948954099 |
|
|
Oct 02 10:15:59 PM UTC 24 |
Oct 02 10:20:00 PM UTC 24 |
326625977219 ps |
| T695 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_polled.497895369 |
|
|
Oct 02 10:07:39 PM UTC 24 |
Oct 02 10:20:14 PM UTC 24 |
329413604733 ps |
| T696 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_poweron_counter.2065554502 |
|
|
Oct 02 10:20:14 PM UTC 24 |
Oct 02 10:20:21 PM UTC 24 |
4078267219 ps |
| T697 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_both.3289695122 |
|
|
Oct 02 09:57:26 PM UTC 24 |
Oct 02 10:20:30 PM UTC 24 |
481034799693 ps |
| T698 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_lowpower_counter.2540716992 |
|
|
Oct 02 10:20:21 PM UTC 24 |
Oct 02 10:20:32 PM UTC 24 |
21756100248 ps |
| T699 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_polled_fixed.2956158395 |
|
|
Oct 02 10:10:56 PM UTC 24 |
Oct 02 10:20:39 PM UTC 24 |
171338130263 ps |
| T700 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/34.adc_ctrl_filters_wakeup.1569390625 |
|
|
Oct 02 10:02:50 PM UTC 24 |
Oct 02 10:20:49 PM UTC 24 |
334085249539 ps |
| T701 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_both.2427225435 |
|
|
Oct 02 10:18:18 PM UTC 24 |
Oct 02 10:20:53 PM UTC 24 |
180849047529 ps |
| T702 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_alert_test.1458774016 |
|
|
Oct 02 10:20:51 PM UTC 24 |
Oct 02 10:20:53 PM UTC 24 |
519281013 ps |
| T703 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_lowpower_counter.4010694161 |
|
|
Oct 02 10:18:43 PM UTC 24 |
Oct 02 10:20:56 PM UTC 24 |
32825573123 ps |
| T704 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_wakeup.3200283082 |
|
|
Oct 02 10:17:05 PM UTC 24 |
Oct 02 10:21:00 PM UTC 24 |
363133626072 ps |
| T176 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_clock_gating.3545006369 |
|
|
Oct 02 10:17:08 PM UTC 24 |
Oct 02 10:21:06 PM UTC 24 |
497570520484 ps |
| T705 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_stress_all.769345632 |
|
|
Oct 02 10:10:31 PM UTC 24 |
Oct 02 10:21:07 PM UTC 24 |
102310038525 ps |
| T706 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_smoke.3443237050 |
|
|
Oct 02 10:20:54 PM UTC 24 |
Oct 02 10:21:10 PM UTC 24 |
5730130831 ps |
| T707 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/29.adc_ctrl_filters_both.1047844143 |
|
|
Oct 02 09:56:05 PM UTC 24 |
Oct 02 10:21:19 PM UTC 24 |
498010547752 ps |
| T708 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_polled_fixed.3992251239 |
|
|
Oct 02 10:19:31 PM UTC 24 |
Oct 02 10:21:23 PM UTC 24 |
493014472064 ps |
| T709 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_interrupt_fixed.4008367202 |
|
|
Oct 02 09:57:11 PM UTC 24 |
Oct 02 10:21:29 PM UTC 24 |
500666651554 ps |
| T710 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/37.adc_ctrl_filters_interrupt_fixed.2580037532 |
|
|
Oct 02 10:07:49 PM UTC 24 |
Oct 02 10:21:36 PM UTC 24 |
489668540836 ps |
| T711 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_poweron_counter.967750170 |
|
|
Oct 02 10:21:29 PM UTC 24 |
Oct 02 10:21:51 PM UTC 24 |
3856653782 ps |
| T712 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/33.adc_ctrl_filters_polled_fixed.2639154381 |
|
|
Oct 02 10:00:46 PM UTC 24 |
Oct 02 10:21:57 PM UTC 24 |
491806542375 ps |
| T713 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_stress_all_with_rand_reset.2846679658 |
|
|
Oct 02 10:20:32 PM UTC 24 |
Oct 02 10:22:01 PM UTC 24 |
16898219628 ps |
| T714 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_interrupt_fixed.129422607 |
|
|
Oct 02 10:18:04 PM UTC 24 |
Oct 02 10:22:03 PM UTC 24 |
327387796406 ps |
| T715 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_alert_test.580717405 |
|
|
Oct 02 10:22:04 PM UTC 24 |
Oct 02 10:22:07 PM UTC 24 |
295249844 ps |
| T716 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_smoke.3307197288 |
|
|
Oct 02 10:22:08 PM UTC 24 |
Oct 02 10:22:17 PM UTC 24 |
5623647046 ps |
| T717 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_wakeup_fixed.2462735000 |
|
|
Oct 02 10:16:09 PM UTC 24 |
Oct 02 10:22:33 PM UTC 24 |
590762218181 ps |
| T315 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_interrupt.2131664645 |
|
|
Oct 02 10:06:08 PM UTC 24 |
Oct 02 10:22:35 PM UTC 24 |
484890854707 ps |
| T718 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_wakeup_fixed.2344451391 |
|
|
Oct 02 10:15:03 PM UTC 24 |
Oct 02 10:22:42 PM UTC 24 |
195302269671 ps |
| T719 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_wakeup.935049348 |
|
|
Oct 02 10:19:38 PM UTC 24 |
Oct 02 10:22:49 PM UTC 24 |
180722806488 ps |
| T720 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_polled.339062795 |
|
|
Oct 02 10:17:37 PM UTC 24 |
Oct 02 10:22:52 PM UTC 24 |
328201344949 ps |
| T350 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_interrupt.3976341647 |
|
|
Oct 02 10:17:46 PM UTC 24 |
Oct 02 10:23:05 PM UTC 24 |
486904930045 ps |
| T721 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/30.adc_ctrl_filters_polled.1681413321 |
|
|
Oct 02 09:57:05 PM UTC 24 |
Oct 02 10:23:09 PM UTC 24 |
499910998360 ps |
| T722 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_polled_fixed.3640934832 |
|
|
Oct 02 09:58:05 PM UTC 24 |
Oct 02 10:23:15 PM UTC 24 |
497222439478 ps |
| T723 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_wakeup_fixed.532377175 |
|
|
Oct 02 10:21:10 PM UTC 24 |
Oct 02 10:23:30 PM UTC 24 |
202722081939 ps |
| T724 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_lowpower_counter.2102608311 |
|
|
Oct 02 10:21:37 PM UTC 24 |
Oct 02 10:23:35 PM UTC 24 |
40971401964 ps |
| T725 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_poweron_counter.4149413430 |
|
|
Oct 02 10:23:16 PM UTC 24 |
Oct 02 10:23:35 PM UTC 24 |
3843001778 ps |
| T726 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_interrupt_fixed.3800107892 |
|
|
Oct 02 10:17:04 PM UTC 24 |
Oct 02 10:23:40 PM UTC 24 |
159197886735 ps |
| T727 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_interrupt.777556234 |
|
|
Oct 02 10:21:01 PM UTC 24 |
Oct 02 10:23:41 PM UTC 24 |
163084693943 ps |
| T728 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_alert_test.1145520340 |
|
|
Oct 02 10:23:41 PM UTC 24 |
Oct 02 10:23:44 PM UTC 24 |
339824502 ps |
| T729 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_lowpower_counter.3735245101 |
|
|
Oct 02 10:23:31 PM UTC 24 |
Oct 02 10:23:47 PM UTC 24 |
26942230674 ps |
| T730 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_smoke.2254870326 |
|
|
Oct 02 10:23:44 PM UTC 24 |
Oct 02 10:23:58 PM UTC 24 |
6030809957 ps |
| T731 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_fsm_reset.3268141331 |
|
|
Oct 02 10:16:35 PM UTC 24 |
Oct 02 10:23:58 PM UTC 24 |
69022070635 ps |
| T37 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_stress_all_with_rand_reset.3800927302 |
|
|
Oct 02 10:23:36 PM UTC 24 |
Oct 02 10:24:04 PM UTC 24 |
10666198892 ps |
| T732 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_wakeup.1792989782 |
|
|
Oct 02 10:16:08 PM UTC 24 |
Oct 02 10:24:13 PM UTC 24 |
340475361702 ps |
| T733 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_polled_fixed.1480598654 |
|
|
Oct 02 10:16:53 PM UTC 24 |
Oct 02 10:24:14 PM UTC 24 |
485732125452 ps |
| T291 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_clock_gating.1809421954 |
|
|
Oct 02 10:19:51 PM UTC 24 |
Oct 02 10:24:15 PM UTC 24 |
556245288897 ps |
| T734 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_wakeup_fixed.2928124083 |
|
|
Oct 02 10:19:48 PM UTC 24 |
Oct 02 10:24:15 PM UTC 24 |
405411232062 ps |
| T355 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_stress_all_with_rand_reset.3015371338 |
|
|
Oct 02 10:21:58 PM UTC 24 |
Oct 02 10:24:30 PM UTC 24 |
1032031685186 ps |
| T735 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_poweron_counter.2295795667 |
|
|
Oct 02 10:24:31 PM UTC 24 |
Oct 02 10:24:35 PM UTC 24 |
3914368117 ps |
| T736 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/35.adc_ctrl_filters_wakeup.930276875 |
|
|
Oct 02 10:04:33 PM UTC 24 |
Oct 02 10:24:38 PM UTC 24 |
469038156297 ps |
| T737 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/25.adc_ctrl_filters_wakeup_fixed.2653081650 |
|
|
Oct 02 09:48:48 PM UTC 24 |
Oct 02 10:24:40 PM UTC 24 |
600003094716 ps |
| T738 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_wakeup.2153302909 |
|
|
Oct 02 10:22:50 PM UTC 24 |
Oct 02 10:24:42 PM UTC 24 |
177758870747 ps |
| T739 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_lowpower_counter.324151274 |
|
|
Oct 02 10:24:36 PM UTC 24 |
Oct 02 10:24:54 PM UTC 24 |
47058732652 ps |
| T740 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_alert_test.4019980333 |
|
|
Oct 02 10:24:54 PM UTC 24 |
Oct 02 10:24:56 PM UTC 24 |
588280728 ps |
| T741 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_filters_polled.1138113936 |
|
|
Oct 02 10:16:52 PM UTC 24 |
Oct 02 10:25:03 PM UTC 24 |
164611622813 ps |
| T742 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_smoke.2449674714 |
|
|
Oct 02 10:24:57 PM UTC 24 |
Oct 02 10:25:06 PM UTC 24 |
5735285599 ps |
| T743 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_stress_all_with_rand_reset.3603647352 |
|
|
Oct 02 10:24:41 PM UTC 24 |
Oct 02 10:25:13 PM UTC 24 |
5563107441 ps |
| T311 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_wakeup.2329322292 |
|
|
Oct 02 09:58:10 PM UTC 24 |
Oct 02 10:25:34 PM UTC 24 |
530279741497 ps |
| T744 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_interrupt_fixed.3926441328 |
|
|
Oct 02 10:16:06 PM UTC 24 |
Oct 02 10:25:49 PM UTC 24 |
161945036041 ps |
| T191 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_fsm_reset.2686161735 |
|
|
Oct 02 10:18:53 PM UTC 24 |
Oct 02 10:25:51 PM UTC 24 |
102633957451 ps |
| T745 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_both.1572466353 |
|
|
Oct 02 10:21:23 PM UTC 24 |
Oct 02 10:26:17 PM UTC 24 |
159740620120 ps |
| T746 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_interrupt.1967586524 |
|
|
Oct 02 10:19:31 PM UTC 24 |
Oct 02 10:26:17 PM UTC 24 |
163166390513 ps |
| T747 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_interrupt_fixed.794290194 |
|
|
Oct 02 10:22:42 PM UTC 24 |
Oct 02 10:26:21 PM UTC 24 |
326231676224 ps |
| T748 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_wakeup_fixed.2746871591 |
|
|
Oct 02 10:24:15 PM UTC 24 |
Oct 02 10:26:31 PM UTC 24 |
383694972699 ps |
| T749 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_clock_gating.51414292 |
|
|
Oct 02 10:18:17 PM UTC 24 |
Oct 02 10:26:40 PM UTC 24 |
180248963917 ps |
| T294 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_polled.1881821510 |
|
|
Oct 02 10:09:06 PM UTC 24 |
Oct 02 10:26:44 PM UTC 24 |
333241510682 ps |
| T750 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_poweron_counter.2261021569 |
|
|
Oct 02 10:26:21 PM UTC 24 |
Oct 02 10:26:48 PM UTC 24 |
5657605410 ps |
| T751 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_stress_all_with_rand_reset.881399029 |
|
|
Oct 02 10:26:44 PM UTC 24 |
Oct 02 10:26:58 PM UTC 24 |
5146545210 ps |
| T752 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_alert_test.3153008103 |
|
|
Oct 02 10:26:59 PM UTC 24 |
Oct 02 10:27:01 PM UTC 24 |
384541030 ps |
| T753 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_polled_fixed.1580066398 |
|
|
Oct 02 10:20:57 PM UTC 24 |
Oct 02 10:27:05 PM UTC 24 |
160281769565 ps |
| T754 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_lowpower_counter.1663378062 |
|
|
Oct 02 10:26:32 PM UTC 24 |
Oct 02 10:27:18 PM UTC 24 |
21374656695 ps |
| T755 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_interrupt_fixed.293573591 |
|
|
Oct 02 10:21:06 PM UTC 24 |
Oct 02 10:27:35 PM UTC 24 |
159978829483 ps |
| T756 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_clock_gating.2467812458 |
|
|
Oct 02 10:26:17 PM UTC 24 |
Oct 02 10:27:38 PM UTC 24 |
424544546147 ps |
| T757 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_fsm_reset.1022768843 |
|
|
Oct 02 10:20:30 PM UTC 24 |
Oct 02 10:27:53 PM UTC 24 |
72660353477 ps |
| T758 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_interrupt.4206118067 |
|
|
Oct 02 10:22:36 PM UTC 24 |
Oct 02 10:27:56 PM UTC 24 |
323573783255 ps |
| T759 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_fsm_reset.2821223504 |
|
|
Oct 02 10:15:39 PM UTC 24 |
Oct 02 10:27:59 PM UTC 24 |
122168209141 ps |
| T760 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_wakeup.1863325541 |
|
|
Oct 02 10:21:07 PM UTC 24 |
Oct 02 10:28:02 PM UTC 24 |
184482292553 ps |
| T761 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_filters_polled.877735898 |
|
|
Oct 02 10:20:54 PM UTC 24 |
Oct 02 10:28:08 PM UTC 24 |
493589787079 ps |
| T328 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_wakeup.4070829172 |
|
|
Oct 02 10:24:14 PM UTC 24 |
Oct 02 10:28:17 PM UTC 24 |
520770633586 ps |
| T341 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_polled.3044858104 |
|
|
Oct 02 10:19:17 PM UTC 24 |
Oct 02 10:28:23 PM UTC 24 |
492012737607 ps |
| T762 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_stress_all.2131216840 |
|
|
Oct 02 10:23:41 PM UTC 24 |
Oct 02 10:28:39 PM UTC 24 |
368478306478 ps |
| T763 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_polled_fixed.2203217941 |
|
|
Oct 02 10:25:08 PM UTC 24 |
Oct 02 10:28:40 PM UTC 24 |
331045148928 ps |
| T764 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_clock_gating.3790195867 |
|
|
Oct 02 10:09:21 PM UTC 24 |
Oct 02 10:29:05 PM UTC 24 |
350484397477 ps |
| T162 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_polled.500808868 |
|
|
Oct 02 10:22:17 PM UTC 24 |
Oct 02 10:29:11 PM UTC 24 |
492330509962 ps |
| T765 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_stress_all.845793654 |
|
|
Oct 02 10:26:50 PM UTC 24 |
Oct 02 10:29:19 PM UTC 24 |
212881217302 ps |
| T766 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_clock_gating.982487945 |
|
|
Oct 02 10:06:13 PM UTC 24 |
Oct 02 10:29:22 PM UTC 24 |
531942596058 ps |
| T342 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/36.adc_ctrl_filters_polled.2129423678 |
|
|
Oct 02 10:06:01 PM UTC 24 |
Oct 02 10:29:43 PM UTC 24 |
486427031256 ps |
| T767 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_wakeup.3186330078 |
|
|
Oct 02 10:25:50 PM UTC 24 |
Oct 02 10:29:52 PM UTC 24 |
351710997427 ps |
| T192 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_fsm_reset.2532131022 |
|
|
Oct 02 10:13:58 PM UTC 24 |
Oct 02 10:30:07 PM UTC 24 |
144480742953 ps |
| T768 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_fsm_reset.1130783527 |
|
|
Oct 02 10:21:52 PM UTC 24 |
Oct 02 10:30:20 PM UTC 24 |
94085768181 ps |
| T769 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_polled_fixed.1592192424 |
|
|
Oct 02 10:14:25 PM UTC 24 |
Oct 02 10:30:22 PM UTC 24 |
329878566811 ps |
| T318 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_both.2204265135 |
|
|
Oct 02 10:26:18 PM UTC 24 |
Oct 02 10:30:22 PM UTC 24 |
166599709727 ps |
| T770 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_fsm_reset.913951840 |
|
|
Oct 02 10:24:38 PM UTC 24 |
Oct 02 10:30:27 PM UTC 24 |
60229824877 ps |
| T337 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/27.adc_ctrl_stress_all.2522342421 |
|
|
Oct 02 09:53:30 PM UTC 24 |
Oct 02 10:30:43 PM UTC 24 |
699104190820 ps |
| T771 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_polled.2374235885 |
|
|
Oct 02 10:25:03 PM UTC 24 |
Oct 02 10:30:43 PM UTC 24 |
493361502438 ps |
| T772 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/31.adc_ctrl_filters_wakeup_fixed.1734336921 |
|
|
Oct 02 09:58:11 PM UTC 24 |
Oct 02 10:31:04 PM UTC 24 |
607551227473 ps |
| T225 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/38.adc_ctrl_filters_interrupt.248850456 |
|
|
Oct 02 10:09:09 PM UTC 24 |
Oct 02 10:31:08 PM UTC 24 |
490701635151 ps |
| T193 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/43.adc_ctrl_fsm_reset.1535815980 |
|
|
Oct 02 10:17:27 PM UTC 24 |
Oct 02 10:31:09 PM UTC 24 |
132978572971 ps |
| T773 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_fsm_reset.3504852546 |
|
|
Oct 02 10:26:41 PM UTC 24 |
Oct 02 10:31:26 PM UTC 24 |
71963408191 ps |
| T774 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_wakeup_fixed.1077261428 |
|
|
Oct 02 10:22:52 PM UTC 24 |
Oct 02 10:31:53 PM UTC 24 |
200572591489 ps |
| T775 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_stress_all.589089226 |
|
|
Oct 02 10:19:03 PM UTC 24 |
Oct 02 10:32:08 PM UTC 24 |
257960379935 ps |
| T325 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_both.2368915994 |
|
|
Oct 02 10:23:10 PM UTC 24 |
Oct 02 10:32:20 PM UTC 24 |
185968889044 ps |
| T776 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_fsm_reset.4166825278 |
|
|
Oct 02 10:23:35 PM UTC 24 |
Oct 02 10:32:36 PM UTC 24 |
82160545835 ps |
| T340 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_clock_gating.2187648805 |
|
|
Oct 02 10:16:10 PM UTC 24 |
Oct 02 10:33:28 PM UTC 24 |
393224580457 ps |
| T777 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_stress_all.1168547862 |
|
|
Oct 02 10:14:14 PM UTC 24 |
Oct 02 10:33:29 PM UTC 24 |
415288342324 ps |
| T778 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_clock_gating.2474825501 |
|
|
Oct 02 10:23:06 PM UTC 24 |
Oct 02 10:33:58 PM UTC 24 |
501988686667 ps |
| T779 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/39.adc_ctrl_filters_polled.3416200490 |
|
|
Oct 02 10:10:51 PM UTC 24 |
Oct 02 10:33:59 PM UTC 24 |
490463558259 ps |
| T780 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_stress_all.3935699268 |
|
|
Oct 02 10:16:43 PM UTC 24 |
Oct 02 10:34:39 PM UTC 24 |
349610899893 ps |
| T781 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_polled_fixed.2340618547 |
|
|
Oct 02 10:17:39 PM UTC 24 |
Oct 02 10:35:15 PM UTC 24 |
329591078142 ps |
| T782 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_both.4271844144 |
|
|
Oct 02 10:20:00 PM UTC 24 |
Oct 02 10:35:27 PM UTC 24 |
373262214510 ps |
| T783 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/45.adc_ctrl_filters_interrupt_fixed.2026003481 |
|
|
Oct 02 10:19:33 PM UTC 24 |
Oct 02 10:35:34 PM UTC 24 |
327113274664 ps |
| T304 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_both.3610260638 |
|
|
Oct 02 10:24:16 PM UTC 24 |
Oct 02 10:36:06 PM UTC 24 |
519691530679 ps |
| T301 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_wakeup.3182502939 |
|
|
Oct 02 10:14:58 PM UTC 24 |
Oct 02 10:36:27 PM UTC 24 |
466834114753 ps |
| T784 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/47.adc_ctrl_filters_polled_fixed.3494701635 |
|
|
Oct 02 10:22:34 PM UTC 24 |
Oct 02 10:36:43 PM UTC 24 |
330742511470 ps |
| T785 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_wakeup.2336860160 |
|
|
Oct 02 10:18:07 PM UTC 24 |
Oct 02 10:37:15 PM UTC 24 |
389446797563 ps |
| T235 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_clock_gating.1378957508 |
|
|
Oct 02 10:24:16 PM UTC 24 |
Oct 02 10:38:29 PM UTC 24 |
372443876659 ps |
| T786 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/41.adc_ctrl_filters_both.3950213953 |
|
|
Oct 02 10:15:23 PM UTC 24 |
Oct 02 10:38:38 PM UTC 24 |
484162833257 ps |
| T787 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_polled_fixed.1875815631 |
|
|
Oct 02 10:23:58 PM UTC 24 |
Oct 02 10:39:10 PM UTC 24 |
332183473784 ps |
| T788 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_wakeup_fixed.1576161043 |
|
|
Oct 02 10:13:13 PM UTC 24 |
Oct 02 10:39:29 PM UTC 24 |
397719798533 ps |
| T249 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_clock_gating.877427955 |
|
|
Oct 02 10:21:20 PM UTC 24 |
Oct 02 10:39:36 PM UTC 24 |
374168949919 ps |
| T789 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_interrupt_fixed.233330359 |
|
|
Oct 02 10:25:35 PM UTC 24 |
Oct 02 10:40:03 PM UTC 24 |
326057408559 ps |
| T790 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/40.adc_ctrl_filters_both.1484914077 |
|
|
Oct 02 10:13:40 PM UTC 24 |
Oct 02 10:40:22 PM UTC 24 |
536848290171 ps |
| T316 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/49.adc_ctrl_filters_interrupt.44933840 |
|
|
Oct 02 10:25:15 PM UTC 24 |
Oct 02 10:41:02 PM UTC 24 |
332915709430 ps |
| T791 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/48.adc_ctrl_filters_interrupt_fixed.4154304567 |
|
|
Oct 02 10:24:06 PM UTC 24 |
Oct 02 10:41:46 PM UTC 24 |
334430137440 ps |
| T792 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/46.adc_ctrl_stress_all.3191450173 |
|
|
Oct 02 10:22:02 PM UTC 24 |
Oct 02 10:42:30 PM UTC 24 |
542446290970 ps |
| T335 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/42.adc_ctrl_filters_both.2193588042 |
|
|
Oct 02 10:16:13 PM UTC 24 |
Oct 02 10:44:03 PM UTC 24 |
504095150943 ps |
| T793 |
/workspaces/repo/scratch/os_regression_2024_10_02/adc_ctrl-sim-vcs/coverage/default/44.adc_ctrl_filters_wakeup_fixed.3803615140 |
|
|
Oct 02 10:18:13 PM UTC 24 |
Oct 02 10:44:22 PM UTC 24 |
614837896078 ps |