Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
98.52 99.15 95.84 100.00 100.00 98.81 97.01 98.80


Total test records in report: 1010
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html

T797 /workspace/coverage/default/24.clkmgr_clk_handshake_intersig_mubi.1123096294 Mar 19 12:41:59 PM PDT 24 Mar 19 12:42:00 PM PDT 24 23308301 ps
T798 /workspace/coverage/default/45.clkmgr_peri.3622575521 Mar 19 12:42:49 PM PDT 24 Mar 19 12:42:49 PM PDT 24 16638428 ps
T799 /workspace/coverage/default/48.clkmgr_extclk.4019111598 Mar 19 12:42:56 PM PDT 24 Mar 19 12:42:57 PM PDT 24 32991319 ps
T800 /workspace/coverage/default/5.clkmgr_stress_all_with_rand_reset.169850049 Mar 19 12:41:06 PM PDT 24 Mar 19 12:50:27 PM PDT 24 28973181165 ps
T801 /workspace/coverage/default/45.clkmgr_regwen.1538322316 Mar 19 12:42:50 PM PDT 24 Mar 19 12:42:51 PM PDT 24 60601551 ps
T802 /workspace/coverage/default/16.clkmgr_frequency_timeout.2057201265 Mar 19 12:41:40 PM PDT 24 Mar 19 12:41:48 PM PDT 24 1343489125 ps
T803 /workspace/coverage/default/35.clkmgr_smoke.1906643657 Mar 19 12:42:30 PM PDT 24 Mar 19 12:42:31 PM PDT 24 21019565 ps
T804 /workspace/coverage/default/24.clkmgr_peri.113231803 Mar 19 12:42:01 PM PDT 24 Mar 19 12:42:02 PM PDT 24 43756685 ps
T805 /workspace/coverage/default/47.clkmgr_alert_test.1591585363 Mar 19 12:42:58 PM PDT 24 Mar 19 12:42:59 PM PDT 24 16372305 ps
T806 /workspace/coverage/default/47.clkmgr_extclk.687412888 Mar 19 12:42:57 PM PDT 24 Mar 19 12:42:58 PM PDT 24 24698657 ps
T807 /workspace/coverage/default/19.clkmgr_regwen.3455308926 Mar 19 12:42:03 PM PDT 24 Mar 19 12:42:07 PM PDT 24 616953432 ps
T808 /workspace/coverage/default/23.clkmgr_stress_all.1283331356 Mar 19 12:42:00 PM PDT 24 Mar 19 12:42:38 PM PDT 24 7111030936 ps
T809 /workspace/coverage/default/30.clkmgr_lc_clk_byp_req_intersig_mubi.3005610806 Mar 19 12:42:20 PM PDT 24 Mar 19 12:42:21 PM PDT 24 25117739 ps
T810 /workspace/coverage/default/12.clkmgr_trans.971047581 Mar 19 12:41:39 PM PDT 24 Mar 19 12:41:40 PM PDT 24 20312208 ps
T811 /workspace/coverage/default/17.clkmgr_div_intersig_mubi.672565540 Mar 19 12:41:42 PM PDT 24 Mar 19 12:41:43 PM PDT 24 33032422 ps
T812 /workspace/coverage/default/37.clkmgr_lc_ctrl_intersig_mubi.3032301592 Mar 19 12:42:40 PM PDT 24 Mar 19 12:42:41 PM PDT 24 67731019 ps
T813 /workspace/coverage/default/37.clkmgr_div_intersig_mubi.1959149652 Mar 19 12:42:36 PM PDT 24 Mar 19 12:42:37 PM PDT 24 35064895 ps
T814 /workspace/coverage/default/24.clkmgr_clk_status.1442091854 Mar 19 12:42:00 PM PDT 24 Mar 19 12:42:01 PM PDT 24 17437940 ps
T815 /workspace/coverage/default/19.clkmgr_lc_clk_byp_req_intersig_mubi.367365366 Mar 19 12:41:53 PM PDT 24 Mar 19 12:41:54 PM PDT 24 78035772 ps
T816 /workspace/coverage/default/2.clkmgr_lc_clk_byp_req_intersig_mubi.1507593543 Mar 19 12:40:58 PM PDT 24 Mar 19 12:40:59 PM PDT 24 26757328 ps
T817 /workspace/coverage/default/27.clkmgr_trans.3895723345 Mar 19 12:42:06 PM PDT 24 Mar 19 12:42:07 PM PDT 24 21243808 ps
T818 /workspace/coverage/default/26.clkmgr_regwen.875203613 Mar 19 12:42:08 PM PDT 24 Mar 19 12:42:11 PM PDT 24 509406870 ps
T819 /workspace/coverage/default/0.clkmgr_lc_clk_byp_req_intersig_mubi.3047980514 Mar 19 12:40:53 PM PDT 24 Mar 19 12:40:53 PM PDT 24 45530066 ps
T820 /workspace/coverage/default/15.clkmgr_clk_handshake_intersig_mubi.3390512876 Mar 19 12:41:35 PM PDT 24 Mar 19 12:41:36 PM PDT 24 39665608 ps
T821 /workspace/coverage/default/17.clkmgr_trans.1170625104 Mar 19 12:41:42 PM PDT 24 Mar 19 12:41:43 PM PDT 24 18619415 ps
T822 /workspace/coverage/default/12.clkmgr_smoke.3881993367 Mar 19 12:41:29 PM PDT 24 Mar 19 12:41:30 PM PDT 24 23879938 ps
T823 /workspace/coverage/default/4.clkmgr_stress_all_with_rand_reset.3835454486 Mar 19 12:41:07 PM PDT 24 Mar 19 12:54:00 PM PDT 24 63306053976 ps
T824 /workspace/coverage/default/42.clkmgr_div_intersig_mubi.2745791865 Mar 19 12:42:45 PM PDT 24 Mar 19 12:42:46 PM PDT 24 35377105 ps
T825 /workspace/coverage/default/3.clkmgr_clk_handshake_intersig_mubi.3283830450 Mar 19 12:40:58 PM PDT 24 Mar 19 12:41:00 PM PDT 24 74334521 ps
T826 /workspace/coverage/default/44.clkmgr_frequency.2559918337 Mar 19 12:42:50 PM PDT 24 Mar 19 12:42:58 PM PDT 24 1842846266 ps
T827 /workspace/coverage/default/16.clkmgr_trans.606744581 Mar 19 12:41:42 PM PDT 24 Mar 19 12:41:43 PM PDT 24 24384480 ps
T828 /workspace/coverage/default/44.clkmgr_lc_clk_byp_req_intersig_mubi.349583992 Mar 19 12:42:51 PM PDT 24 Mar 19 12:42:52 PM PDT 24 70044951 ps
T829 /workspace/coverage/default/22.clkmgr_extclk.4170114618 Mar 19 12:41:55 PM PDT 24 Mar 19 12:41:57 PM PDT 24 35519932 ps
T830 /workspace/coverage/default/28.clkmgr_clk_status.65669637 Mar 19 12:42:18 PM PDT 24 Mar 19 12:42:20 PM PDT 24 20303702 ps
T831 /workspace/coverage/default/25.clkmgr_alert_test.2177567364 Mar 19 12:42:08 PM PDT 24 Mar 19 12:42:08 PM PDT 24 41439179 ps
T832 /workspace/coverage/default/21.clkmgr_regwen.2384471466 Mar 19 12:41:55 PM PDT 24 Mar 19 12:41:57 PM PDT 24 531786596 ps
T833 /workspace/coverage/default/29.clkmgr_stress_all.2153130929 Mar 19 12:42:19 PM PDT 24 Mar 19 12:42:57 PM PDT 24 7745268867 ps
T834 /workspace/coverage/default/35.clkmgr_peri.841159004 Mar 19 12:42:28 PM PDT 24 Mar 19 12:42:29 PM PDT 24 12090665 ps
T835 /workspace/coverage/default/33.clkmgr_clk_handshake_intersig_mubi.3943260652 Mar 19 12:42:28 PM PDT 24 Mar 19 12:42:29 PM PDT 24 211295520 ps
T836 /workspace/coverage/default/9.clkmgr_frequency_timeout.2372749792 Mar 19 12:41:20 PM PDT 24 Mar 19 12:41:22 PM PDT 24 261100129 ps
T837 /workspace/coverage/default/38.clkmgr_frequency_timeout.4011877144 Mar 19 12:42:38 PM PDT 24 Mar 19 12:42:45 PM PDT 24 2145549910 ps
T838 /workspace/coverage/default/35.clkmgr_div_intersig_mubi.2173560476 Mar 19 12:42:29 PM PDT 24 Mar 19 12:42:30 PM PDT 24 153152053 ps
T839 /workspace/coverage/default/34.clkmgr_clk_status.2593128821 Mar 19 12:42:27 PM PDT 24 Mar 19 12:42:28 PM PDT 24 17436156 ps
T840 /workspace/coverage/default/43.clkmgr_clk_handshake_intersig_mubi.1556310064 Mar 19 12:42:53 PM PDT 24 Mar 19 12:42:54 PM PDT 24 79526357 ps
T841 /workspace/coverage/default/44.clkmgr_peri.1747136836 Mar 19 12:42:47 PM PDT 24 Mar 19 12:42:48 PM PDT 24 54351625 ps
T842 /workspace/coverage/default/28.clkmgr_lc_clk_byp_req_intersig_mubi.1389245977 Mar 19 12:42:15 PM PDT 24 Mar 19 12:42:16 PM PDT 24 19285516 ps
T843 /workspace/coverage/default/13.clkmgr_clk_handshake_intersig_mubi.258401554 Mar 19 12:41:29 PM PDT 24 Mar 19 12:41:31 PM PDT 24 90155344 ps
T844 /workspace/coverage/default/20.clkmgr_regwen.2253620386 Mar 19 12:41:54 PM PDT 24 Mar 19 12:41:59 PM PDT 24 1076225123 ps
T845 /workspace/coverage/default/9.clkmgr_clk_status.3667226251 Mar 19 12:41:21 PM PDT 24 Mar 19 12:41:22 PM PDT 24 18274222 ps
T846 /workspace/coverage/default/10.clkmgr_smoke.3597994381 Mar 19 12:41:23 PM PDT 24 Mar 19 12:41:24 PM PDT 24 61046791 ps
T847 /workspace/coverage/default/20.clkmgr_frequency.2612381939 Mar 19 12:41:56 PM PDT 24 Mar 19 12:42:02 PM PDT 24 1328008125 ps
T848 /workspace/coverage/default/24.clkmgr_extclk.3040003870 Mar 19 12:41:58 PM PDT 24 Mar 19 12:42:00 PM PDT 24 92544653 ps
T849 /workspace/coverage/default/22.clkmgr_div_intersig_mubi.455037486 Mar 19 12:42:00 PM PDT 24 Mar 19 12:42:01 PM PDT 24 105461222 ps
T850 /workspace/coverage/default/46.clkmgr_peri.2835784151 Mar 19 12:42:51 PM PDT 24 Mar 19 12:42:52 PM PDT 24 16522270 ps
T851 /workspace/coverage/default/14.clkmgr_frequency.898062460 Mar 19 12:41:34 PM PDT 24 Mar 19 12:41:42 PM PDT 24 1789410684 ps
T852 /workspace/coverage/cover_reg_top/37.clkmgr_intr_test.4141019206 Mar 19 12:35:12 PM PDT 24 Mar 19 12:35:12 PM PDT 24 12760043 ps
T93 /workspace/coverage/cover_reg_top/12.clkmgr_csr_rw.390000375 Mar 19 12:34:58 PM PDT 24 Mar 19 12:34:59 PM PDT 24 21567090 ps
T853 /workspace/coverage/cover_reg_top/0.clkmgr_intr_test.991290527 Mar 19 12:34:31 PM PDT 24 Mar 19 12:34:32 PM PDT 24 11739862 ps
T74 /workspace/coverage/cover_reg_top/7.clkmgr_csr_rw.1715503388 Mar 19 12:34:43 PM PDT 24 Mar 19 12:34:50 PM PDT 24 29424889 ps
T854 /workspace/coverage/cover_reg_top/47.clkmgr_intr_test.2325708909 Mar 19 12:35:18 PM PDT 24 Mar 19 12:35:19 PM PDT 24 23940504 ps
T87 /workspace/coverage/cover_reg_top/11.clkmgr_tl_intg_err.670567350 Mar 19 12:34:59 PM PDT 24 Mar 19 12:35:03 PM PDT 24 147108864 ps
T54 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors_with_csr_rw.3022960804 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:51 PM PDT 24 85281801 ps
T855 /workspace/coverage/cover_reg_top/29.clkmgr_intr_test.1065097597 Mar 19 12:35:13 PM PDT 24 Mar 19 12:35:14 PM PDT 24 24474015 ps
T75 /workspace/coverage/cover_reg_top/9.clkmgr_same_csr_outstanding.156951647 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:53 PM PDT 24 60814080 ps
T55 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors_with_csr_rw.2629111040 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:01 PM PDT 24 274752127 ps
T51 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors_with_csr_rw.2192217939 Mar 19 12:34:22 PM PDT 24 Mar 19 12:34:26 PM PDT 24 268027869 ps
T52 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors_with_csr_rw.2663122277 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:38 PM PDT 24 162371796 ps
T53 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors_with_csr_rw.2637275349 Mar 19 12:34:33 PM PDT 24 Mar 19 12:34:35 PM PDT 24 211248588 ps
T76 /workspace/coverage/cover_reg_top/5.clkmgr_csr_rw.2161246581 Mar 19 12:34:43 PM PDT 24 Mar 19 12:34:50 PM PDT 24 46311157 ps
T62 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors_with_csr_rw.1808388927 Mar 19 12:35:01 PM PDT 24 Mar 19 12:35:05 PM PDT 24 386799478 ps
T77 /workspace/coverage/cover_reg_top/17.clkmgr_same_csr_outstanding.110171485 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:11 PM PDT 24 25083616 ps
T856 /workspace/coverage/cover_reg_top/46.clkmgr_intr_test.287737159 Mar 19 12:35:17 PM PDT 24 Mar 19 12:35:18 PM PDT 24 13850702 ps
T56 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors_with_csr_rw.2109866929 Mar 19 12:34:59 PM PDT 24 Mar 19 12:35:03 PM PDT 24 270796564 ps
T857 /workspace/coverage/cover_reg_top/4.clkmgr_same_csr_outstanding.316321152 Mar 19 12:34:41 PM PDT 24 Mar 19 12:34:44 PM PDT 24 57975317 ps
T858 /workspace/coverage/cover_reg_top/7.clkmgr_intr_test.2650309973 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:50 PM PDT 24 11439476 ps
T57 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors_with_csr_rw.3882485666 Mar 19 12:34:29 PM PDT 24 Mar 19 12:34:34 PM PDT 24 571234071 ps
T859 /workspace/coverage/cover_reg_top/7.clkmgr_same_csr_outstanding.118424803 Mar 19 12:34:43 PM PDT 24 Mar 19 12:34:51 PM PDT 24 230289110 ps
T61 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors_with_csr_rw.3527281522 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:54 PM PDT 24 69635253 ps
T58 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors_with_csr_rw.2411213744 Mar 19 12:34:38 PM PDT 24 Mar 19 12:34:42 PM PDT 24 292021774 ps
T63 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors_with_csr_rw.2923461066 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:12 PM PDT 24 404695674 ps
T860 /workspace/coverage/cover_reg_top/28.clkmgr_intr_test.1016164827 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 11296339 ps
T861 /workspace/coverage/cover_reg_top/5.clkmgr_csr_mem_rw_with_rand_reset.2516201020 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:50 PM PDT 24 34232839 ps
T88 /workspace/coverage/cover_reg_top/15.clkmgr_tl_intg_err.3434761796 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:10 PM PDT 24 258139633 ps
T862 /workspace/coverage/cover_reg_top/3.clkmgr_csr_rw.3053252192 Mar 19 12:34:37 PM PDT 24 Mar 19 12:34:37 PM PDT 24 15326925 ps
T59 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors.3006375523 Mar 19 12:35:01 PM PDT 24 Mar 19 12:35:04 PM PDT 24 123227241 ps
T863 /workspace/coverage/cover_reg_top/27.clkmgr_intr_test.4050478160 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 31361405 ps
T864 /workspace/coverage/cover_reg_top/6.clkmgr_same_csr_outstanding.1238389111 Mar 19 12:34:42 PM PDT 24 Mar 19 12:34:48 PM PDT 24 169351980 ps
T865 /workspace/coverage/cover_reg_top/1.clkmgr_same_csr_outstanding.365154411 Mar 19 12:34:35 PM PDT 24 Mar 19 12:34:38 PM PDT 24 539179036 ps
T866 /workspace/coverage/cover_reg_top/4.clkmgr_csr_rw.926964519 Mar 19 12:34:38 PM PDT 24 Mar 19 12:34:39 PM PDT 24 29002677 ps
T867 /workspace/coverage/cover_reg_top/10.clkmgr_csr_mem_rw_with_rand_reset.238196274 Mar 19 12:35:00 PM PDT 24 Mar 19 12:35:03 PM PDT 24 121774616 ps
T868 /workspace/coverage/cover_reg_top/13.clkmgr_csr_mem_rw_with_rand_reset.1928942481 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:01 PM PDT 24 123434249 ps
T869 /workspace/coverage/cover_reg_top/6.clkmgr_intr_test.265409704 Mar 19 12:34:48 PM PDT 24 Mar 19 12:34:50 PM PDT 24 39205071 ps
T870 /workspace/coverage/cover_reg_top/11.clkmgr_tl_errors.2038692435 Mar 19 12:35:00 PM PDT 24 Mar 19 12:35:04 PM PDT 24 159576660 ps
T871 /workspace/coverage/cover_reg_top/1.clkmgr_csr_rw.3390091090 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:30 PM PDT 24 22742449 ps
T872 /workspace/coverage/cover_reg_top/2.clkmgr_intr_test.3842244072 Mar 19 12:34:33 PM PDT 24 Mar 19 12:34:33 PM PDT 24 17879893 ps
T89 /workspace/coverage/cover_reg_top/14.clkmgr_tl_intg_err.3955475555 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:09 PM PDT 24 63843836 ps
T60 /workspace/coverage/cover_reg_top/10.clkmgr_shadow_reg_errors.2497038926 Mar 19 12:34:55 PM PDT 24 Mar 19 12:34:57 PM PDT 24 95660638 ps
T107 /workspace/coverage/cover_reg_top/12.clkmgr_shadow_reg_errors.29704474 Mar 19 12:34:59 PM PDT 24 Mar 19 12:35:02 PM PDT 24 79807121 ps
T873 /workspace/coverage/cover_reg_top/36.clkmgr_intr_test.2058704825 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 19199627 ps
T874 /workspace/coverage/cover_reg_top/15.clkmgr_intr_test.457276627 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:09 PM PDT 24 34605138 ps
T875 /workspace/coverage/cover_reg_top/14.clkmgr_same_csr_outstanding.2489450936 Mar 19 12:35:06 PM PDT 24 Mar 19 12:35:08 PM PDT 24 48346623 ps
T108 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors.1022066777 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:51 PM PDT 24 75594374 ps
T876 /workspace/coverage/cover_reg_top/0.clkmgr_same_csr_outstanding.1553314120 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:31 PM PDT 24 87226242 ps
T877 /workspace/coverage/cover_reg_top/11.clkmgr_intr_test.2805289239 Mar 19 12:34:58 PM PDT 24 Mar 19 12:34:59 PM PDT 24 22318500 ps
T99 /workspace/coverage/cover_reg_top/8.clkmgr_tl_intg_err.2997125788 Mar 19 12:34:50 PM PDT 24 Mar 19 12:34:52 PM PDT 24 70232258 ps
T878 /workspace/coverage/cover_reg_top/8.clkmgr_csr_rw.974543768 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:53 PM PDT 24 24394313 ps
T879 /workspace/coverage/cover_reg_top/1.clkmgr_csr_mem_rw_with_rand_reset.9570545 Mar 19 12:34:32 PM PDT 24 Mar 19 12:34:33 PM PDT 24 21947108 ps
T101 /workspace/coverage/cover_reg_top/7.clkmgr_tl_intg_err.1471663341 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:52 PM PDT 24 202994791 ps
T880 /workspace/coverage/cover_reg_top/4.clkmgr_csr_mem_rw_with_rand_reset.2845160953 Mar 19 12:34:38 PM PDT 24 Mar 19 12:34:39 PM PDT 24 28496723 ps
T881 /workspace/coverage/cover_reg_top/19.clkmgr_tl_intg_err.2185966096 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:11 PM PDT 24 185656741 ps
T882 /workspace/coverage/cover_reg_top/30.clkmgr_intr_test.998309011 Mar 19 12:35:19 PM PDT 24 Mar 19 12:35:20 PM PDT 24 25887421 ps
T883 /workspace/coverage/cover_reg_top/49.clkmgr_intr_test.149526287 Mar 19 12:35:15 PM PDT 24 Mar 19 12:35:16 PM PDT 24 14239484 ps
T884 /workspace/coverage/cover_reg_top/26.clkmgr_intr_test.1499959960 Mar 19 12:35:15 PM PDT 24 Mar 19 12:35:16 PM PDT 24 14570014 ps
T885 /workspace/coverage/cover_reg_top/16.clkmgr_csr_mem_rw_with_rand_reset.3559173135 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:11 PM PDT 24 187834951 ps
T109 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors_with_csr_rw.3824266013 Mar 19 12:34:51 PM PDT 24 Mar 19 12:34:55 PM PDT 24 148672953 ps
T110 /workspace/coverage/cover_reg_top/7.clkmgr_shadow_reg_errors_with_csr_rw.4122132234 Mar 19 12:34:49 PM PDT 24 Mar 19 12:34:52 PM PDT 24 216376637 ps
T886 /workspace/coverage/cover_reg_top/0.clkmgr_csr_bit_bash.3153575590 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:45 PM PDT 24 4725042189 ps
T887 /workspace/coverage/cover_reg_top/19.clkmgr_intr_test.77317982 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:09 PM PDT 24 28329235 ps
T888 /workspace/coverage/cover_reg_top/0.clkmgr_csr_rw.4275350219 Mar 19 12:34:33 PM PDT 24 Mar 19 12:34:34 PM PDT 24 46146716 ps
T889 /workspace/coverage/cover_reg_top/9.clkmgr_intr_test.1244675140 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:53 PM PDT 24 19599014 ps
T116 /workspace/coverage/cover_reg_top/18.clkmgr_shadow_reg_errors.894631754 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:08 PM PDT 24 79378509 ps
T890 /workspace/coverage/cover_reg_top/6.clkmgr_tl_intg_err.4196225509 Mar 19 12:34:43 PM PDT 24 Mar 19 12:34:51 PM PDT 24 160478003 ps
T94 /workspace/coverage/cover_reg_top/13.clkmgr_tl_intg_err.3754818833 Mar 19 12:34:57 PM PDT 24 Mar 19 12:35:00 PM PDT 24 304021950 ps
T891 /workspace/coverage/cover_reg_top/0.clkmgr_tl_errors.1275302342 Mar 19 12:34:29 PM PDT 24 Mar 19 12:34:33 PM PDT 24 437238567 ps
T892 /workspace/coverage/cover_reg_top/48.clkmgr_intr_test.138059795 Mar 19 12:35:14 PM PDT 24 Mar 19 12:35:15 PM PDT 24 29980913 ps
T893 /workspace/coverage/cover_reg_top/23.clkmgr_intr_test.3287068882 Mar 19 12:35:17 PM PDT 24 Mar 19 12:35:18 PM PDT 24 30059643 ps
T894 /workspace/coverage/cover_reg_top/0.clkmgr_csr_mem_rw_with_rand_reset.2499130490 Mar 19 12:34:31 PM PDT 24 Mar 19 12:34:32 PM PDT 24 142467461 ps
T91 /workspace/coverage/cover_reg_top/10.clkmgr_tl_intg_err.3566794960 Mar 19 12:34:50 PM PDT 24 Mar 19 12:34:54 PM PDT 24 442102580 ps
T895 /workspace/coverage/cover_reg_top/31.clkmgr_intr_test.2282711831 Mar 19 12:35:14 PM PDT 24 Mar 19 12:35:15 PM PDT 24 27892644 ps
T896 /workspace/coverage/cover_reg_top/13.clkmgr_csr_rw.1333861131 Mar 19 12:35:00 PM PDT 24 Mar 19 12:35:03 PM PDT 24 15656086 ps
T96 /workspace/coverage/cover_reg_top/3.clkmgr_tl_intg_err.879865119 Mar 19 12:34:35 PM PDT 24 Mar 19 12:34:38 PM PDT 24 149025915 ps
T897 /workspace/coverage/cover_reg_top/4.clkmgr_csr_hw_reset.747221555 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:37 PM PDT 24 17641727 ps
T898 /workspace/coverage/cover_reg_top/19.clkmgr_tl_errors.450461276 Mar 19 12:35:06 PM PDT 24 Mar 19 12:35:09 PM PDT 24 115729446 ps
T899 /workspace/coverage/cover_reg_top/7.clkmgr_csr_mem_rw_with_rand_reset.3826634296 Mar 19 12:34:45 PM PDT 24 Mar 19 12:34:51 PM PDT 24 232380536 ps
T900 /workspace/coverage/cover_reg_top/15.clkmgr_same_csr_outstanding.3468716179 Mar 19 12:35:05 PM PDT 24 Mar 19 12:35:08 PM PDT 24 66846022 ps
T901 /workspace/coverage/cover_reg_top/11.clkmgr_csr_rw.1602634238 Mar 19 12:34:58 PM PDT 24 Mar 19 12:34:59 PM PDT 24 16581662 ps
T113 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors_with_csr_rw.1610218612 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:11 PM PDT 24 292064738 ps
T120 /workspace/coverage/cover_reg_top/13.clkmgr_shadow_reg_errors_with_csr_rw.2162989257 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:01 PM PDT 24 221404528 ps
T902 /workspace/coverage/cover_reg_top/13.clkmgr_same_csr_outstanding.709860099 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:00 PM PDT 24 35390685 ps
T97 /workspace/coverage/cover_reg_top/12.clkmgr_tl_intg_err.709208096 Mar 19 12:35:01 PM PDT 24 Mar 19 12:35:04 PM PDT 24 76009318 ps
T903 /workspace/coverage/cover_reg_top/16.clkmgr_same_csr_outstanding.184443619 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:10 PM PDT 24 94724223 ps
T904 /workspace/coverage/cover_reg_top/4.clkmgr_csr_aliasing.4267688975 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:38 PM PDT 24 29599532 ps
T905 /workspace/coverage/cover_reg_top/8.clkmgr_csr_mem_rw_with_rand_reset.3466040808 Mar 19 12:34:50 PM PDT 24 Mar 19 12:34:52 PM PDT 24 125258297 ps
T906 /workspace/coverage/cover_reg_top/7.clkmgr_tl_errors.3979415983 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:51 PM PDT 24 77545082 ps
T907 /workspace/coverage/cover_reg_top/24.clkmgr_intr_test.4191858748 Mar 19 12:35:15 PM PDT 24 Mar 19 12:35:17 PM PDT 24 21509998 ps
T908 /workspace/coverage/cover_reg_top/44.clkmgr_intr_test.65299007 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 15998259 ps
T909 /workspace/coverage/cover_reg_top/5.clkmgr_tl_errors.3073363851 Mar 19 12:34:41 PM PDT 24 Mar 19 12:34:45 PM PDT 24 45837517 ps
T910 /workspace/coverage/cover_reg_top/3.clkmgr_shadow_reg_errors.37666599 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:32 PM PDT 24 75100794 ps
T98 /workspace/coverage/cover_reg_top/17.clkmgr_tl_intg_err.304240834 Mar 19 12:35:11 PM PDT 24 Mar 19 12:35:13 PM PDT 24 74697663 ps
T911 /workspace/coverage/cover_reg_top/13.clkmgr_intr_test.2111233002 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:00 PM PDT 24 19917633 ps
T912 /workspace/coverage/cover_reg_top/12.clkmgr_csr_mem_rw_with_rand_reset.3707328444 Mar 19 12:34:57 PM PDT 24 Mar 19 12:34:59 PM PDT 24 76974552 ps
T913 /workspace/coverage/cover_reg_top/13.clkmgr_tl_errors.543798459 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:00 PM PDT 24 162756616 ps
T914 /workspace/coverage/cover_reg_top/2.clkmgr_tl_intg_err.2045457465 Mar 19 12:34:31 PM PDT 24 Mar 19 12:34:33 PM PDT 24 148573970 ps
T117 /workspace/coverage/cover_reg_top/0.clkmgr_shadow_reg_errors.2831618164 Mar 19 12:34:24 PM PDT 24 Mar 19 12:34:27 PM PDT 24 293588253 ps
T915 /workspace/coverage/cover_reg_top/0.clkmgr_csr_aliasing.2417494667 Mar 19 12:34:29 PM PDT 24 Mar 19 12:34:31 PM PDT 24 29039081 ps
T916 /workspace/coverage/cover_reg_top/1.clkmgr_tl_intg_err.3416562093 Mar 19 12:34:33 PM PDT 24 Mar 19 12:34:35 PM PDT 24 147341097 ps
T917 /workspace/coverage/cover_reg_top/6.clkmgr_csr_rw.158333354 Mar 19 12:34:47 PM PDT 24 Mar 19 12:34:50 PM PDT 24 12782519 ps
T918 /workspace/coverage/cover_reg_top/42.clkmgr_intr_test.77246588 Mar 19 12:35:14 PM PDT 24 Mar 19 12:35:15 PM PDT 24 13988638 ps
T919 /workspace/coverage/cover_reg_top/0.clkmgr_csr_hw_reset.3907066685 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:31 PM PDT 24 23235308 ps
T920 /workspace/coverage/cover_reg_top/22.clkmgr_intr_test.3415337160 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 13811343 ps
T921 /workspace/coverage/cover_reg_top/32.clkmgr_intr_test.2956054460 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 11361739 ps
T922 /workspace/coverage/cover_reg_top/9.clkmgr_csr_rw.713730934 Mar 19 12:34:49 PM PDT 24 Mar 19 12:34:50 PM PDT 24 19587019 ps
T923 /workspace/coverage/cover_reg_top/5.clkmgr_same_csr_outstanding.1948157008 Mar 19 12:34:44 PM PDT 24 Mar 19 12:34:51 PM PDT 24 90236667 ps
T114 /workspace/coverage/cover_reg_top/14.clkmgr_shadow_reg_errors.944148268 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:00 PM PDT 24 272339448 ps
T924 /workspace/coverage/cover_reg_top/1.clkmgr_csr_aliasing.3965681392 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:34 PM PDT 24 702579524 ps
T119 /workspace/coverage/cover_reg_top/16.clkmgr_shadow_reg_errors.82157094 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:10 PM PDT 24 133571412 ps
T925 /workspace/coverage/cover_reg_top/10.clkmgr_same_csr_outstanding.1416899115 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:54 PM PDT 24 92158895 ps
T926 /workspace/coverage/cover_reg_top/17.clkmgr_tl_errors.1640336438 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:10 PM PDT 24 149397030 ps
T927 /workspace/coverage/cover_reg_top/14.clkmgr_tl_errors.2944164606 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:13 PM PDT 24 495724849 ps
T928 /workspace/coverage/cover_reg_top/34.clkmgr_intr_test.1785998470 Mar 19 12:35:17 PM PDT 24 Mar 19 12:35:18 PM PDT 24 19010398 ps
T929 /workspace/coverage/cover_reg_top/6.clkmgr_tl_errors.3023200103 Mar 19 12:34:45 PM PDT 24 Mar 19 12:34:52 PM PDT 24 74421001 ps
T930 /workspace/coverage/cover_reg_top/9.clkmgr_tl_errors.1830777129 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:54 PM PDT 24 179719742 ps
T931 /workspace/coverage/cover_reg_top/3.clkmgr_csr_mem_rw_with_rand_reset.4016664099 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:38 PM PDT 24 53473089 ps
T932 /workspace/coverage/cover_reg_top/14.clkmgr_intr_test.878224909 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:10 PM PDT 24 15050681 ps
T933 /workspace/coverage/cover_reg_top/6.clkmgr_shadow_reg_errors.3175655389 Mar 19 12:34:45 PM PDT 24 Mar 19 12:34:51 PM PDT 24 121624794 ps
T934 /workspace/coverage/cover_reg_top/5.clkmgr_intr_test.3153586209 Mar 19 12:34:47 PM PDT 24 Mar 19 12:34:50 PM PDT 24 40057464 ps
T935 /workspace/coverage/cover_reg_top/16.clkmgr_tl_errors.4071758914 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:10 PM PDT 24 50879402 ps
T936 /workspace/coverage/cover_reg_top/18.clkmgr_intr_test.3780468340 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:10 PM PDT 24 41572955 ps
T937 /workspace/coverage/cover_reg_top/2.clkmgr_csr_mem_rw_with_rand_reset.1380293177 Mar 19 12:34:28 PM PDT 24 Mar 19 12:34:30 PM PDT 24 245462438 ps
T938 /workspace/coverage/cover_reg_top/17.clkmgr_csr_rw.359296373 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:10 PM PDT 24 16079198 ps
T939 /workspace/coverage/cover_reg_top/18.clkmgr_csr_rw.626104510 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:09 PM PDT 24 16134746 ps
T940 /workspace/coverage/cover_reg_top/10.clkmgr_intr_test.2357328059 Mar 19 12:34:50 PM PDT 24 Mar 19 12:34:51 PM PDT 24 53853261 ps
T941 /workspace/coverage/cover_reg_top/17.clkmgr_intr_test.2855337453 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:07 PM PDT 24 44509998 ps
T942 /workspace/coverage/cover_reg_top/10.clkmgr_tl_errors.2063147995 Mar 19 12:34:50 PM PDT 24 Mar 19 12:34:56 PM PDT 24 702647715 ps
T115 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors.981265151 Mar 19 12:35:10 PM PDT 24 Mar 19 12:35:12 PM PDT 24 222656510 ps
T943 /workspace/coverage/cover_reg_top/35.clkmgr_intr_test.1649534769 Mar 19 12:35:15 PM PDT 24 Mar 19 12:35:16 PM PDT 24 12385411 ps
T944 /workspace/coverage/cover_reg_top/43.clkmgr_intr_test.1638710829 Mar 19 12:35:19 PM PDT 24 Mar 19 12:35:20 PM PDT 24 20058812 ps
T945 /workspace/coverage/cover_reg_top/3.clkmgr_intr_test.251675876 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:36 PM PDT 24 24479864 ps
T946 /workspace/coverage/cover_reg_top/2.clkmgr_csr_rw.528428389 Mar 19 12:34:32 PM PDT 24 Mar 19 12:34:34 PM PDT 24 117849428 ps
T947 /workspace/coverage/cover_reg_top/14.clkmgr_csr_mem_rw_with_rand_reset.3524469871 Mar 19 12:35:07 PM PDT 24 Mar 19 12:35:09 PM PDT 24 37964200 ps
T121 /workspace/coverage/cover_reg_top/2.clkmgr_shadow_reg_errors.3958572221 Mar 19 12:34:31 PM PDT 24 Mar 19 12:34:33 PM PDT 24 220693640 ps
T948 /workspace/coverage/cover_reg_top/9.clkmgr_tl_intg_err.4027200929 Mar 19 12:34:53 PM PDT 24 Mar 19 12:34:55 PM PDT 24 89379957 ps
T949 /workspace/coverage/cover_reg_top/12.clkmgr_intr_test.3232136302 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:00 PM PDT 24 12385409 ps
T950 /workspace/coverage/cover_reg_top/14.clkmgr_csr_rw.1044741837 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:10 PM PDT 24 34434034 ps
T95 /workspace/coverage/cover_reg_top/5.clkmgr_tl_intg_err.3487669581 Mar 19 12:34:45 PM PDT 24 Mar 19 12:34:52 PM PDT 24 218181333 ps
T111 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors.4140661696 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:11 PM PDT 24 209404691 ps
T951 /workspace/coverage/cover_reg_top/40.clkmgr_intr_test.2255203990 Mar 19 12:35:21 PM PDT 24 Mar 19 12:35:22 PM PDT 24 30534406 ps
T952 /workspace/coverage/cover_reg_top/12.clkmgr_tl_errors.3366721275 Mar 19 12:34:58 PM PDT 24 Mar 19 12:35:00 PM PDT 24 102846212 ps
T118 /workspace/coverage/cover_reg_top/17.clkmgr_shadow_reg_errors_with_csr_rw.1875881806 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:20 PM PDT 24 225789784 ps
T953 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors_with_csr_rw.1026398162 Mar 19 12:34:50 PM PDT 24 Mar 19 12:34:53 PM PDT 24 206528913 ps
T954 /workspace/coverage/cover_reg_top/1.clkmgr_csr_hw_reset.487674217 Mar 19 12:34:32 PM PDT 24 Mar 19 12:34:33 PM PDT 24 29905466 ps
T955 /workspace/coverage/cover_reg_top/11.clkmgr_csr_mem_rw_with_rand_reset.1587997004 Mar 19 12:35:00 PM PDT 24 Mar 19 12:35:04 PM PDT 24 497385033 ps
T956 /workspace/coverage/cover_reg_top/18.clkmgr_same_csr_outstanding.1980637461 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:10 PM PDT 24 114793000 ps
T957 /workspace/coverage/cover_reg_top/2.clkmgr_tl_errors.128127490 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:32 PM PDT 24 35754259 ps
T958 /workspace/coverage/cover_reg_top/6.clkmgr_csr_mem_rw_with_rand_reset.3596663808 Mar 19 12:34:43 PM PDT 24 Mar 19 12:34:50 PM PDT 24 61684791 ps
T959 /workspace/coverage/cover_reg_top/4.clkmgr_shadow_reg_errors.2732764330 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:37 PM PDT 24 109010431 ps
T960 /workspace/coverage/cover_reg_top/10.clkmgr_csr_rw.2488585519 Mar 19 12:34:53 PM PDT 24 Mar 19 12:34:54 PM PDT 24 21867570 ps
T961 /workspace/coverage/cover_reg_top/2.clkmgr_csr_hw_reset.2386244172 Mar 19 12:34:35 PM PDT 24 Mar 19 12:34:36 PM PDT 24 46351871 ps
T112 /workspace/coverage/cover_reg_top/9.clkmgr_shadow_reg_errors.1259261535 Mar 19 12:34:49 PM PDT 24 Mar 19 12:34:54 PM PDT 24 1105212124 ps
T962 /workspace/coverage/cover_reg_top/41.clkmgr_intr_test.1091484772 Mar 19 12:35:19 PM PDT 24 Mar 19 12:35:19 PM PDT 24 26159853 ps
T963 /workspace/coverage/cover_reg_top/4.clkmgr_csr_bit_bash.3928212971 Mar 19 12:34:38 PM PDT 24 Mar 19 12:34:43 PM PDT 24 342356691 ps
T964 /workspace/coverage/cover_reg_top/3.clkmgr_csr_aliasing.655405227 Mar 19 12:34:38 PM PDT 24 Mar 19 12:34:40 PM PDT 24 91610456 ps
T965 /workspace/coverage/cover_reg_top/18.clkmgr_csr_mem_rw_with_rand_reset.3912038103 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:11 PM PDT 24 58960176 ps
T966 /workspace/coverage/cover_reg_top/25.clkmgr_intr_test.1712885900 Mar 19 12:35:13 PM PDT 24 Mar 19 12:35:14 PM PDT 24 25898970 ps
T967 /workspace/coverage/cover_reg_top/39.clkmgr_intr_test.2067292724 Mar 19 12:35:16 PM PDT 24 Mar 19 12:35:18 PM PDT 24 30342752 ps
T968 /workspace/coverage/cover_reg_top/18.clkmgr_tl_errors.3726143580 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:11 PM PDT 24 78850438 ps
T969 /workspace/coverage/cover_reg_top/3.clkmgr_csr_hw_reset.543751439 Mar 19 12:34:37 PM PDT 24 Mar 19 12:34:38 PM PDT 24 44795401 ps
T970 /workspace/coverage/cover_reg_top/11.clkmgr_same_csr_outstanding.2267217529 Mar 19 12:34:59 PM PDT 24 Mar 19 12:35:01 PM PDT 24 57134821 ps
T971 /workspace/coverage/cover_reg_top/15.clkmgr_tl_errors.2217933952 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:11 PM PDT 24 192092670 ps
T972 /workspace/coverage/cover_reg_top/15.clkmgr_csr_mem_rw_with_rand_reset.3050254811 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:10 PM PDT 24 127928587 ps
T973 /workspace/coverage/cover_reg_top/3.clkmgr_same_csr_outstanding.670171335 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:37 PM PDT 24 48324423 ps
T974 /workspace/coverage/cover_reg_top/4.clkmgr_intr_test.26356326 Mar 19 12:34:41 PM PDT 24 Mar 19 12:34:43 PM PDT 24 14307398 ps
T975 /workspace/coverage/cover_reg_top/1.clkmgr_csr_bit_bash.1762004518 Mar 19 12:34:29 PM PDT 24 Mar 19 12:34:33 PM PDT 24 354228809 ps
T976 /workspace/coverage/cover_reg_top/3.clkmgr_tl_errors.2470775338 Mar 19 12:34:36 PM PDT 24 Mar 19 12:34:40 PM PDT 24 711119036 ps
T100 /workspace/coverage/cover_reg_top/4.clkmgr_tl_intg_err.2648005856 Mar 19 12:34:34 PM PDT 24 Mar 19 12:34:37 PM PDT 24 284075567 ps
T977 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors.2538846991 Mar 19 12:34:41 PM PDT 24 Mar 19 12:34:44 PM PDT 24 53660357 ps
T978 /workspace/coverage/cover_reg_top/38.clkmgr_intr_test.2285673865 Mar 19 12:35:15 PM PDT 24 Mar 19 12:35:16 PM PDT 24 43550783 ps
T979 /workspace/coverage/cover_reg_top/11.clkmgr_shadow_reg_errors.3268358614 Mar 19 12:35:00 PM PDT 24 Mar 19 12:35:04 PM PDT 24 344697957 ps
T980 /workspace/coverage/cover_reg_top/2.clkmgr_csr_bit_bash.853649155 Mar 19 12:34:31 PM PDT 24 Mar 19 12:34:43 PM PDT 24 1918676798 ps
T981 /workspace/coverage/cover_reg_top/17.clkmgr_csr_mem_rw_with_rand_reset.319474959 Mar 19 12:35:08 PM PDT 24 Mar 19 12:35:09 PM PDT 24 23205712 ps
T982 /workspace/coverage/cover_reg_top/8.clkmgr_intr_test.1051462643 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:52 PM PDT 24 14996647 ps
T983 /workspace/coverage/cover_reg_top/4.clkmgr_tl_errors.1833507641 Mar 19 12:34:35 PM PDT 24 Mar 19 12:34:38 PM PDT 24 72980581 ps
T984 /workspace/coverage/cover_reg_top/5.clkmgr_shadow_reg_errors_with_csr_rw.4293436161 Mar 19 12:34:38 PM PDT 24 Mar 19 12:34:42 PM PDT 24 163033883 ps
T985 /workspace/coverage/cover_reg_top/2.clkmgr_csr_aliasing.3999610680 Mar 19 12:34:28 PM PDT 24 Mar 19 12:34:30 PM PDT 24 56636211 ps
T986 /workspace/coverage/cover_reg_top/8.clkmgr_tl_errors.4119921430 Mar 19 12:34:49 PM PDT 24 Mar 19 12:34:53 PM PDT 24 222317182 ps
T987 /workspace/coverage/cover_reg_top/16.clkmgr_csr_rw.1976629696 Mar 19 12:35:12 PM PDT 24 Mar 19 12:35:13 PM PDT 24 23286629 ps
T988 /workspace/coverage/cover_reg_top/19.clkmgr_same_csr_outstanding.3489636340 Mar 19 12:35:21 PM PDT 24 Mar 19 12:35:23 PM PDT 24 118173601 ps
T989 /workspace/coverage/cover_reg_top/16.clkmgr_tl_intg_err.2313482750 Mar 19 12:35:11 PM PDT 24 Mar 19 12:35:15 PM PDT 24 445412632 ps
T990 /workspace/coverage/cover_reg_top/1.clkmgr_tl_errors.1964647623 Mar 19 12:34:29 PM PDT 24 Mar 19 12:34:32 PM PDT 24 191254173 ps
T991 /workspace/coverage/cover_reg_top/1.clkmgr_intr_test.1793686574 Mar 19 12:34:30 PM PDT 24 Mar 19 12:34:31 PM PDT 24 13318631 ps
T992 /workspace/coverage/cover_reg_top/9.clkmgr_csr_mem_rw_with_rand_reset.2648938573 Mar 19 12:34:52 PM PDT 24 Mar 19 12:34:53 PM PDT 24 26822143 ps
T993 /workspace/coverage/cover_reg_top/45.clkmgr_intr_test.609495816 Mar 19 12:35:18 PM PDT 24 Mar 19 12:35:19 PM PDT 24 81405371 ps
T994 /workspace/coverage/cover_reg_top/2.clkmgr_same_csr_outstanding.3396557552 Mar 19 12:34:32 PM PDT 24 Mar 19 12:34:34 PM PDT 24 83719190 ps
T995 /workspace/coverage/cover_reg_top/15.clkmgr_shadow_reg_errors.2415543760 Mar 19 12:35:06 PM PDT 24 Mar 19 12:35:09 PM PDT 24 117529428 ps
T996 /workspace/coverage/cover_reg_top/15.clkmgr_csr_rw.4209125379 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:10 PM PDT 24 67214068 ps
T997 /workspace/coverage/cover_reg_top/8.clkmgr_shadow_reg_errors.687082456 Mar 19 12:34:51 PM PDT 24 Mar 19 12:34:53 PM PDT 24 71246079 ps
T998 /workspace/coverage/cover_reg_top/1.clkmgr_shadow_reg_errors.899316521 Mar 19 12:34:35 PM PDT 24 Mar 19 12:34:37 PM PDT 24 139976838 ps
T999 /workspace/coverage/cover_reg_top/19.clkmgr_shadow_reg_errors_with_csr_rw.3362480457 Mar 19 12:35:09 PM PDT 24 Mar 19 12:35:12 PM PDT 24 177874664 ps
T1000 /workspace/coverage/cover_reg_top/20.clkmgr_intr_test.107875879 Mar 19 12:35:17 PM PDT 24 Mar 19 12:35:18 PM PDT 24 27597073 ps
T1001 /workspace/coverage/cover_reg_top/12.clkmgr_same_csr_outstanding.3085236378 Mar 19 12:35:01 PM PDT 24 Mar 19 12:35:03 PM PDT 24 65005488 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%