SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
95.42 | 90.83 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
83.33 | 66.67 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
83.33 | 66.67 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
98.91 | 100.00 | 95.65 | 100.00 | 100.00 | u_reg_if |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
no children |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
90.00 | 80.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
96.43 | 92.86 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
97.96 | 100.00 | 91.84 | 100.00 | 100.00 | u_reg_if |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_data_intg.u_tlul_data_integ_enc | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
91.67 | 83.33 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
91.67 | 83.33 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
78.54 | 93.44 | 65.77 | 69.23 | 85.71 | u_to_prog_fifo |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
no children |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
91.67 | 83.33 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
91.67 | 83.33 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
89.49 | 95.38 | 77.39 | 85.19 | 100.00 | u_to_rd_fifo |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
no children |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
99.88 | 100.00 | 99.51 | 100.00 | 100.00 | u_reg_core |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_rsp_intg.u_rsp_gen | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
57.80 | 76.92 | 40.91 | 55.56 | gen_err_resp.err_resp |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_data_intg.u_tlul_data_integ_enc | 100.00 | 100.00 | |||||
gen_rsp_intg.u_rsp_gen | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
83.73 | 96.15 | 77.27 | 77.78 | u_tlul_err_resp |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_data_intg.u_tlul_data_integ_enc | 100.00 | 100.00 | |||||
gen_rsp_intg.u_rsp_gen | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
78.52 | 96.15 | 72.73 | 66.67 | u_tlul_err_resp |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_data_intg.u_tlul_data_integ_enc | 100.00 | 100.00 | |||||
gen_rsp_intg.u_rsp_gen | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
91.93 | 96.92 | 81.90 | 88.89 | 100.00 | u_tl_adapter_eflash |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_rsp_intg.u_rsp_gen | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
100.00 | 100.00 | 100.00 | 100.00 | 100.00 | u_reg_top |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_data_intg.u_tlul_data_integ_enc | 100.00 | 100.00 | |||||
gen_rsp_intg.u_rsp_gen | 100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 6 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
CONT_ASSIGN | 43 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
43 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
SCORE | LINE |
90.00 | 80.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 4 | 80.00 | |
CONT_ASSIGN | 32 | 1 | 0 | 0.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
32 | 0 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
SCORE | LINE |
100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 5 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
SCORE | LINE |
91.67 | 83.33 |
SCORE | LINE |
91.67 | 83.33 |
SCORE | LINE |
83.33 | 66.67 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 5 | 83.33 | |
CONT_ASSIGN | 32 | 1 | 0 | 0.00 |
CONT_ASSIGN | 43 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
32 | 0 | 1 | |
43 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 9835 | 9835 | 0 | 0 |
PayLoadWidthCheck | 9835 | 9835 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 9835 | 9835 | 0 | 0 |
T1 | 5 | 5 | 0 | 0 |
T2 | 5 | 5 | 0 | 0 |
T3 | 5 | 5 | 0 | 0 |
T4 | 5 | 5 | 0 | 0 |
T5 | 5 | 5 | 0 | 0 |
T6 | 5 | 5 | 0 | 0 |
T11 | 5 | 5 | 0 | 0 |
T12 | 5 | 5 | 0 | 0 |
T15 | 5 | 5 | 0 | 0 |
T16 | 5 | 5 | 0 | 0 |
T17 | 5 | 5 | 0 | 0 |
T22 | 5 | 5 | 0 | 0 |
T23 | 5 | 5 | 0 | 0 |
T60 | 5 | 5 | 0 | 0 |
T61 | 5 | 5 | 0 | 0 |
T63 | 5 | 5 | 0 | 0 |
T64 | 5 | 5 | 0 | 0 |
T65 | 5 | 5 | 0 | 0 |
T66 | 5 | 5 | 0 | 0 |
T67 | 5 | 5 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 9835 | 9835 | 0 | 0 |
T1 | 5 | 5 | 0 | 0 |
T2 | 5 | 5 | 0 | 0 |
T3 | 5 | 5 | 0 | 0 |
T4 | 5 | 5 | 0 | 0 |
T5 | 5 | 5 | 0 | 0 |
T6 | 5 | 5 | 0 | 0 |
T11 | 5 | 5 | 0 | 0 |
T12 | 5 | 5 | 0 | 0 |
T15 | 5 | 5 | 0 | 0 |
T16 | 5 | 5 | 0 | 0 |
T17 | 5 | 5 | 0 | 0 |
T22 | 5 | 5 | 0 | 0 |
T23 | 5 | 5 | 0 | 0 |
T60 | 5 | 5 | 0 | 0 |
T61 | 5 | 5 | 0 | 0 |
T63 | 5 | 5 | 0 | 0 |
T64 | 5 | 5 | 0 | 0 |
T65 | 5 | 5 | 0 | 0 |
T66 | 5 | 5 | 0 | 0 |
T67 | 5 | 5 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 4 | 66.67 | |
CONT_ASSIGN | 32 | 1 | 0 | 0.00 |
CONT_ASSIGN | 43 | 1 | 0 | 0.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
32 | 0 | 1 | |
43 | 0 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 1091 | 1091 | 0 | 0 |
PayLoadWidthCheck | 1091 | 1091 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 4 | 80.00 | |
CONT_ASSIGN | 32 | 1 | 0 | 0.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
32 | 0 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 1091 | 1091 | 0 | 0 |
PayLoadWidthCheck | 1091 | 1091 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 5 | 83.33 | |
CONT_ASSIGN | 32 | 1 | 0 | 0.00 |
CONT_ASSIGN | 43 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
32 | 0 | 1 | |
43 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 876 | 876 | 0 | 0 |
PayLoadWidthCheck | 876 | 876 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 5 | 83.33 | |
CONT_ASSIGN | 32 | 1 | 0 | 0.00 |
CONT_ASSIGN | 43 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
32 | 0 | 1 | |
43 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 876 | 876 | 0 | 0 |
PayLoadWidthCheck | 876 | 876 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 6 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
CONT_ASSIGN | 43 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
43 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 1091 | 1091 | 0 | 0 |
PayLoadWidthCheck | 1091 | 1091 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 5 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 1091 | 1091 | 0 | 0 |
PayLoadWidthCheck | 1091 | 1091 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 5 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 876 | 876 | 0 | 0 |
PayLoadWidthCheck | 876 | 876 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 5 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 876 | 876 | 0 | 0 |
PayLoadWidthCheck | 876 | 876 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 6 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
CONT_ASSIGN | 43 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
43 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 876 | 876 | 0 | 0 |
PayLoadWidthCheck | 876 | 876 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 876 | 876 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T4 | 1 | 1 | 0 | 0 |
T5 | 1 | 1 | 0 | 0 |
T6 | 1 | 1 | 0 | 0 |
T11 | 1 | 1 | 0 | 0 |
T15 | 1 | 1 | 0 | 0 |
T16 | 1 | 1 | 0 | 0 |
T17 | 1 | 1 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 5 | 5 | 100.00 | |
CONT_ASSIGN | 25 | 1 | 1 | 100.00 |
ALWAYS | 47 | 3 | 3 | 100.00 |
CONT_ASSIGN | 53 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
25 | 1 | 1 | |
47 | 1 | 1 | |
48 | 1 | 1 | |
49 | 1 | 1 | |
53 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 2 | 2 | 100.00 | 2 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 2 | 2 | 100.00 | 2 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
DataWidthCheck_A | 1091 | 1091 | 0 | 0 |
PayLoadWidthCheck | 1091 | 1091 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1091 | 1091 | 0 | 0 |
T12 | 1 | 1 | 0 | 0 |
T22 | 1 | 1 | 0 | 0 |
T23 | 1 | 1 | 0 | 0 |
T60 | 1 | 1 | 0 | 0 |
T61 | 1 | 1 | 0 | 0 |
T63 | 1 | 1 | 0 | 0 |
T64 | 1 | 1 | 0 | 0 |
T65 | 1 | 1 | 0 | 0 |
T66 | 1 | 1 | 0 | 0 |
T67 | 1 | 1 | 0 | 0 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |