Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.gen_alert_senders[4].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
77.78 77.78


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
77.78 77.78


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.50 97.12 93.60 98.44 100.00 98.33 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[0].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.50 97.12 93.60 98.44 100.00 98.33 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[1].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.50 97.12 93.60 98.44 100.00 98.33 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[2].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.50 97.12 93.60 98.44 100.00 98.33 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.gen_alert_senders[3].u_alert_sender

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.50 97.12 93.60 98.44 100.00 98.33 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T6,T19 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_req_i Yes Yes T1,T4,T17 Yes T1,T4,T17 INPUT
alert_ack_o Yes Yes T1,T4,T17 Yes T1,T4,T17 OUTPUT
alert_state_o Yes Yes T1,T4,T17 Yes T1,T4,T17 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T1,T4,T16 Yes T1,T4,T16 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T1,T4,T16 Yes T1,T4,T16 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[4].u_alert_sender
TotalCoveredPercent
Totals 9 7 77.78
Total Bits 18 14 77.78
Total Bits 0->1 9 7 77.78
Total Bits 1->0 9 7 77.78

Ports 9 7 77.78
Port Bits 18 14 77.78
Port Bits 0->1 9 7 77.78
Port Bits 1->0 9 7 77.78

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T6,T19 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_req_i Unreachable Unreachable Unreachable INPUT
alert_ack_o No No No OUTPUT
alert_state_o No No No OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T16,T170,T171 Yes T16,T170,T171 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[0].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T6,T19 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_req_i Yes Yes T1,T4,T17 Yes T1,T4,T17 INPUT
alert_ack_o Yes Yes T1,T4,T17 Yes T1,T4,T17 OUTPUT
alert_state_o Yes Yes T1,T4,T17 Yes T1,T4,T17 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T1,T4,T16 Yes T1,T4,T16 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T1,T4,T16 Yes T1,T4,T16 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[1].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T6,T19 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_req_i Yes Yes T132,T133,T60 Yes T11,T132,T133 INPUT
alert_ack_o Yes Yes T11,T60,T8 Yes T11,T60,T8 OUTPUT
alert_state_o Yes Yes T132,T133,T60 Yes T11,T132,T133 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T16,T11,T170 Yes T16,T11,T170 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T16,T11,T170 Yes T16,T11,T170 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[2].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T6,T19 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_req_i Yes Yes T19,T92,T132 Yes T19,T92,T132 INPUT
alert_ack_o Yes Yes T19,T26,T74 Yes T19,T26,T74 OUTPUT
alert_state_o Yes Yes T19,T92,T26 Yes T19,T92,T26 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T16,T19,T170 Yes T16,T19,T170 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T16,T19,T170 Yes T16,T19,T170 OUTPUT

Toggle Coverage for Instance : tb.dut.gen_alert_senders[3].u_alert_sender
TotalCoveredPercent
Totals 10 10 100.00
Total Bits 20 20 100.00
Total Bits 0->1 10 10 100.00
Total Bits 1->0 10 10 100.00

Ports 10 10 100.00
Port Bits 20 20 100.00
Port Bits 0->1 10 10 100.00
Port Bits 1->0 10 10 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T4,T6,T19 Yes T1,T2,T3 INPUT
alert_test_i Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_req_i Yes Yes T14,T15,T38 Yes T14,T15,T38 INPUT
alert_ack_o Yes Yes T56,T177,T216 Yes T56,T177,T216 OUTPUT
alert_state_o Yes Yes T14,T15,T38 Yes T14,T15,T38 OUTPUT
alert_rx_i.ack_n Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
alert_rx_i.ack_p Yes Yes T16,T170,T171 Yes T16,T170,T171 INPUT
alert_rx_i.ping_n Unreachable Unreachable Unreachable INPUT
alert_rx_i.ping_p Unreachable Unreachable Unreachable INPUT
alert_tx_o.alert_n Yes Yes T1,T2,T3 Yes T1,T2,T3 OUTPUT
alert_tx_o.alert_p Yes Yes T16,T170,T171 Yes T16,T170,T171 OUTPUT

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%