Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.94 95.77 93.29 94.81 90.48 97.86 94.71 97.69


Total test records in report: 1088
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html
T840 /workspace/coverage/default/10.flash_ctrl_hw_rma_reset.1184406904 May 02 02:38:37 PM PDT 24 May 02 02:52:43 PM PDT 24 80144247500 ps
T841 /workspace/coverage/default/38.flash_ctrl_intr_rd.1763503148 May 02 02:42:37 PM PDT 24 May 02 02:45:34 PM PDT 24 3856739600 ps
T842 /workspace/coverage/default/14.flash_ctrl_wo.1231753566 May 02 02:39:35 PM PDT 24 May 02 02:43:25 PM PDT 24 6264804800 ps
T247 /workspace/coverage/default/10.flash_ctrl_hw_sec_otp.4099892776 May 02 02:38:37 PM PDT 24 May 02 02:42:10 PM PDT 24 5035979300 ps
T843 /workspace/coverage/default/1.flash_ctrl_otp_reset.3805873957 May 02 02:35:38 PM PDT 24 May 02 02:37:54 PM PDT 24 59567800 ps
T844 /workspace/coverage/default/2.flash_ctrl_stress_all.3322436695 May 02 02:36:09 PM PDT 24 May 02 02:58:37 PM PDT 24 289234300 ps
T845 /workspace/coverage/default/0.flash_ctrl_stress_all.2644531585 May 02 02:35:29 PM PDT 24 May 02 02:42:27 PM PDT 24 194168400 ps
T846 /workspace/coverage/default/22.flash_ctrl_intr_rd_slow_flash.2137544837 May 02 02:41:14 PM PDT 24 May 02 02:45:27 PM PDT 24 97621600400 ps
T847 /workspace/coverage/default/4.flash_ctrl_hw_sec_otp.3714971729 May 02 02:36:53 PM PDT 24 May 02 02:39:23 PM PDT 24 14368272900 ps
T848 /workspace/coverage/default/11.flash_ctrl_smoke.2895376721 May 02 02:38:52 PM PDT 24 May 02 02:40:55 PM PDT 24 27725700 ps
T94 /workspace/coverage/default/12.flash_ctrl_hw_rma_reset.743215966 May 02 02:39:08 PM PDT 24 May 02 02:52:23 PM PDT 24 40122150700 ps
T849 /workspace/coverage/default/2.flash_ctrl_smoke.369690926 May 02 02:35:55 PM PDT 24 May 02 02:37:13 PM PDT 24 24941700 ps
T850 /workspace/coverage/default/4.flash_ctrl_intr_rd_slow_flash.2436412737 May 02 02:37:10 PM PDT 24 May 02 02:40:53 PM PDT 24 8784773700 ps
T160 /workspace/coverage/default/2.flash_ctrl_hw_read_seed_err.4034397282 May 02 02:36:29 PM PDT 24 May 02 02:36:45 PM PDT 24 15737100 ps
T851 /workspace/coverage/default/1.flash_ctrl_hw_rma_reset.2831648573 May 02 02:35:35 PM PDT 24 May 02 02:49:22 PM PDT 24 40126739200 ps
T852 /workspace/coverage/default/42.flash_ctrl_smoke.720165284 May 02 02:42:48 PM PDT 24 May 02 02:43:38 PM PDT 24 27631800 ps
T853 /workspace/coverage/default/8.flash_ctrl_intr_rd_slow_flash.3998131504 May 02 02:38:14 PM PDT 24 May 02 02:41:35 PM PDT 24 16918716300 ps
T854 /workspace/coverage/default/13.flash_ctrl_hw_sec_otp.740449601 May 02 02:39:21 PM PDT 24 May 02 02:42:07 PM PDT 24 10672742600 ps
T358 /workspace/coverage/default/13.flash_ctrl_disable.3185944465 May 02 02:39:27 PM PDT 24 May 02 02:39:50 PM PDT 24 28173100 ps
T855 /workspace/coverage/default/8.flash_ctrl_phy_arb.4089289114 May 02 02:38:10 PM PDT 24 May 02 02:44:10 PM PDT 24 5398146000 ps
T856 /workspace/coverage/default/3.flash_ctrl_config_regwen.585787392 May 02 02:36:54 PM PDT 24 May 02 02:37:09 PM PDT 24 22340800 ps
T314 /workspace/coverage/default/15.flash_ctrl_rw_evict_all_en.3227297119 May 02 02:39:58 PM PDT 24 May 02 02:40:30 PM PDT 24 50017300 ps
T857 /workspace/coverage/default/34.flash_ctrl_connect.801654093 May 02 02:42:24 PM PDT 24 May 02 02:42:38 PM PDT 24 16010400 ps
T858 /workspace/coverage/default/33.flash_ctrl_disable.1939840730 May 02 02:42:15 PM PDT 24 May 02 02:42:40 PM PDT 24 21115900 ps
T859 /workspace/coverage/default/28.flash_ctrl_sec_info_access.3118776847 May 02 02:41:54 PM PDT 24 May 02 02:42:58 PM PDT 24 1726835900 ps
T860 /workspace/coverage/default/11.flash_ctrl_ro.3506392367 May 02 02:39:02 PM PDT 24 May 02 02:40:49 PM PDT 24 622117200 ps
T861 /workspace/coverage/default/19.flash_ctrl_hw_read_seed_err.1003893901 May 02 02:40:55 PM PDT 24 May 02 02:41:09 PM PDT 24 54884300 ps
T862 /workspace/coverage/default/2.flash_ctrl_phy_arb.4186226589 May 02 02:35:54 PM PDT 24 May 02 02:42:22 PM PDT 24 303903400 ps
T863 /workspace/coverage/default/8.flash_ctrl_wo.3851437348 May 02 02:38:09 PM PDT 24 May 02 02:41:56 PM PDT 24 10541924500 ps
T864 /workspace/coverage/default/4.flash_ctrl_hw_read_seed_err.3649725351 May 02 02:37:11 PM PDT 24 May 02 02:37:26 PM PDT 24 25861600 ps
T865 /workspace/coverage/default/14.flash_ctrl_hw_rma_reset.721956653 May 02 02:39:33 PM PDT 24 May 02 02:52:02 PM PDT 24 90146705900 ps
T866 /workspace/coverage/default/22.flash_ctrl_alert_test.678226207 May 02 02:41:14 PM PDT 24 May 02 02:41:28 PM PDT 24 44752000 ps
T867 /workspace/coverage/default/15.flash_ctrl_lcmgr_intg.2916471820 May 02 02:40:02 PM PDT 24 May 02 02:40:17 PM PDT 24 25565900 ps
T868 /workspace/coverage/default/21.flash_ctrl_disable.153534853 May 02 02:41:06 PM PDT 24 May 02 02:41:30 PM PDT 24 18264600 ps
T869 /workspace/coverage/default/19.flash_ctrl_intr_rd.642157959 May 02 02:40:38 PM PDT 24 May 02 02:43:33 PM PDT 24 4434421800 ps
T870 /workspace/coverage/default/23.flash_ctrl_connect.3913534519 May 02 02:41:19 PM PDT 24 May 02 02:41:37 PM PDT 24 15092000 ps
T871 /workspace/coverage/default/3.flash_ctrl_error_mp.2080924080 May 02 02:36:34 PM PDT 24 May 02 03:14:07 PM PDT 24 26705863900 ps
T872 /workspace/coverage/default/0.flash_ctrl_phy_arb.544937125 May 02 02:35:16 PM PDT 24 May 02 02:42:21 PM PDT 24 2967754400 ps
T873 /workspace/coverage/default/35.flash_ctrl_intr_rd_slow_flash.2331611185 May 02 02:42:22 PM PDT 24 May 02 02:46:08 PM PDT 24 10241015400 ps
T874 /workspace/coverage/default/37.flash_ctrl_connect.2107853532 May 02 02:42:40 PM PDT 24 May 02 02:42:54 PM PDT 24 13302700 ps
T875 /workspace/coverage/default/79.flash_ctrl_otp_reset.2544223396 May 02 02:43:49 PM PDT 24 May 02 02:46:05 PM PDT 24 38790500 ps
T876 /workspace/coverage/default/48.flash_ctrl_smoke.1472613585 May 02 02:43:09 PM PDT 24 May 02 02:44:27 PM PDT 24 21449400 ps
T315 /workspace/coverage/default/3.flash_ctrl_re_evict.3474727289 May 02 02:36:49 PM PDT 24 May 02 02:37:24 PM PDT 24 97575400 ps
T877 /workspace/coverage/default/47.flash_ctrl_sec_info_access.1352175192 May 02 02:43:10 PM PDT 24 May 02 02:44:19 PM PDT 24 1790871500 ps
T878 /workspace/coverage/default/13.flash_ctrl_hw_rma_reset.3274318477 May 02 02:39:20 PM PDT 24 May 02 02:53:31 PM PDT 24 160165543200 ps
T879 /workspace/coverage/default/37.flash_ctrl_alert_test.2761185300 May 02 02:42:37 PM PDT 24 May 02 02:42:52 PM PDT 24 470094400 ps
T880 /workspace/coverage/default/39.flash_ctrl_alert_test.3084540821 May 02 02:42:44 PM PDT 24 May 02 02:43:00 PM PDT 24 373265300 ps
T881 /workspace/coverage/default/11.flash_ctrl_lcmgr_intg.1403873250 May 02 02:38:58 PM PDT 24 May 02 02:39:13 PM PDT 24 80975100 ps
T882 /workspace/coverage/default/8.flash_ctrl_otp_reset.613054605 May 02 02:38:08 PM PDT 24 May 02 02:40:26 PM PDT 24 64623200 ps
T316 /workspace/coverage/default/13.flash_ctrl_re_evict.2904382274 May 02 02:39:30 PM PDT 24 May 02 02:40:02 PM PDT 24 102428200 ps
T883 /workspace/coverage/default/26.flash_ctrl_intr_rd.2705591566 May 02 02:41:30 PM PDT 24 May 02 02:44:15 PM PDT 24 4312849500 ps
T884 /workspace/coverage/default/9.flash_ctrl_hw_sec_otp.3921849554 May 02 02:38:21 PM PDT 24 May 02 02:39:43 PM PDT 24 11648684200 ps
T885 /workspace/coverage/default/6.flash_ctrl_connect.1494500497 May 02 02:37:48 PM PDT 24 May 02 02:38:04 PM PDT 24 27915100 ps
T886 /workspace/coverage/default/47.flash_ctrl_disable.3978491900 May 02 02:43:13 PM PDT 24 May 02 02:43:37 PM PDT 24 26053100 ps
T887 /workspace/coverage/default/24.flash_ctrl_connect.707529070 May 02 02:41:23 PM PDT 24 May 02 02:41:40 PM PDT 24 26302600 ps
T340 /workspace/coverage/default/1.flash_ctrl_invalid_op.2451255950 May 02 02:35:36 PM PDT 24 May 02 02:36:42 PM PDT 24 8698193000 ps
T888 /workspace/coverage/default/13.flash_ctrl_invalid_op.4140698356 May 02 02:39:22 PM PDT 24 May 02 02:40:24 PM PDT 24 3925559900 ps
T889 /workspace/coverage/default/27.flash_ctrl_smoke.2047324525 May 02 02:41:41 PM PDT 24 May 02 02:44:09 PM PDT 24 221738900 ps
T890 /workspace/coverage/default/3.flash_ctrl_phy_ack_consistency.2357110775 May 02 02:36:50 PM PDT 24 May 02 02:37:05 PM PDT 24 45079800 ps
T891 /workspace/coverage/default/2.flash_ctrl_connect.3442876185 May 02 02:36:15 PM PDT 24 May 02 02:36:32 PM PDT 24 61127300 ps
T892 /workspace/coverage/default/0.flash_ctrl_sw_op.3123172070 May 02 02:35:15 PM PDT 24 May 02 02:35:41 PM PDT 24 126613700 ps
T893 /workspace/coverage/default/5.flash_ctrl_error_prog_win.1227207787 May 02 02:37:21 PM PDT 24 May 02 02:51:43 PM PDT 24 483467200 ps
T894 /workspace/coverage/default/9.flash_ctrl_ro_serr.4197564763 May 02 02:38:29 PM PDT 24 May 02 02:40:46 PM PDT 24 1449264400 ps
T895 /workspace/coverage/default/2.flash_ctrl_intr_rd_slow_flash.3042797315 May 02 02:36:02 PM PDT 24 May 02 02:39:08 PM PDT 24 7685381000 ps
T896 /workspace/coverage/default/13.flash_ctrl_phy_arb.3186145020 May 02 02:39:20 PM PDT 24 May 02 02:43:18 PM PDT 24 114033600 ps
T897 /workspace/coverage/default/1.flash_ctrl_host_dir_rd.1764830250 May 02 02:35:35 PM PDT 24 May 02 02:36:35 PM PDT 24 65521000 ps
T291 /workspace/coverage/default/10.flash_ctrl_ro.1134382608 May 02 02:38:46 PM PDT 24 May 02 02:40:54 PM PDT 24 1559791300 ps
T898 /workspace/coverage/default/1.flash_ctrl_ro_serr.1177545243 May 02 02:35:41 PM PDT 24 May 02 02:37:56 PM PDT 24 1841310300 ps
T899 /workspace/coverage/default/9.flash_ctrl_ro_derr.1353631835 May 02 02:38:29 PM PDT 24 May 02 02:40:35 PM PDT 24 1311994400 ps
T900 /workspace/coverage/default/1.flash_ctrl_hw_read_seed_err.1452821896 May 02 02:35:54 PM PDT 24 May 02 02:36:09 PM PDT 24 16969200 ps
T901 /workspace/coverage/default/12.flash_ctrl_intr_rd_slow_flash.1290350402 May 02 02:39:14 PM PDT 24 May 02 02:43:08 PM PDT 24 19369712300 ps
T179 /workspace/coverage/default/2.flash_ctrl_phy_ack_consistency.3394664445 May 02 02:36:15 PM PDT 24 May 02 02:36:30 PM PDT 24 26268100 ps
T902 /workspace/coverage/default/9.flash_ctrl_phy_arb.3358173715 May 02 02:38:21 PM PDT 24 May 02 02:42:37 PM PDT 24 711329400 ps
T903 /workspace/coverage/default/37.flash_ctrl_smoke.3821226678 May 02 02:42:28 PM PDT 24 May 02 02:44:54 PM PDT 24 315236800 ps
T377 /workspace/coverage/default/7.flash_ctrl_intr_rd_slow_flash.3589044127 May 02 02:37:58 PM PDT 24 May 02 02:42:19 PM PDT 24 7620674500 ps
T904 /workspace/coverage/default/63.flash_ctrl_otp_reset.448593477 May 02 02:43:30 PM PDT 24 May 02 02:45:41 PM PDT 24 42559200 ps
T905 /workspace/coverage/default/25.flash_ctrl_hw_sec_otp.3555832352 May 02 02:41:23 PM PDT 24 May 02 02:42:30 PM PDT 24 3790363500 ps
T906 /workspace/coverage/default/18.flash_ctrl_rand_ops.3737332275 May 02 02:40:23 PM PDT 24 May 02 03:02:08 PM PDT 24 164129600 ps
T907 /workspace/coverage/default/9.flash_ctrl_lcmgr_intg.2955160417 May 02 02:38:39 PM PDT 24 May 02 02:38:54 PM PDT 24 17489700 ps
T908 /workspace/coverage/default/25.flash_ctrl_smoke.2781064038 May 02 02:41:24 PM PDT 24 May 02 02:42:15 PM PDT 24 21054300 ps
T909 /workspace/coverage/default/45.flash_ctrl_disable.1407338414 May 02 02:43:02 PM PDT 24 May 02 02:43:25 PM PDT 24 10424200 ps
T910 /workspace/coverage/default/9.flash_ctrl_error_prog_win.3706804373 May 02 02:38:20 PM PDT 24 May 02 02:51:42 PM PDT 24 824557700 ps
T911 /workspace/coverage/default/37.flash_ctrl_hw_sec_otp.239303414 May 02 02:42:31 PM PDT 24 May 02 02:44:16 PM PDT 24 1194286000 ps
T912 /workspace/coverage/default/34.flash_ctrl_intr_rd_slow_flash.2952190449 May 02 02:42:18 PM PDT 24 May 02 02:45:35 PM PDT 24 8128577700 ps
T913 /workspace/coverage/default/6.flash_ctrl_rand_ops.1852252677 May 02 02:37:32 PM PDT 24 May 02 02:46:18 PM PDT 24 111863200 ps
T914 /workspace/coverage/default/0.flash_ctrl_smoke.1766302019 May 02 02:35:18 PM PDT 24 May 02 02:36:11 PM PDT 24 46842200 ps
T915 /workspace/coverage/default/12.flash_ctrl_lcmgr_intg.1678999586 May 02 02:39:14 PM PDT 24 May 02 02:39:29 PM PDT 24 46893400 ps
T916 /workspace/coverage/default/26.flash_ctrl_hw_sec_otp.3800323729 May 02 02:41:30 PM PDT 24 May 02 02:42:27 PM PDT 24 1962216500 ps
T917 /workspace/coverage/default/19.flash_ctrl_alert_test.1736806537 May 02 02:40:55 PM PDT 24 May 02 02:41:11 PM PDT 24 71758500 ps
T317 /workspace/coverage/default/8.flash_ctrl_re_evict.3307553321 May 02 02:38:18 PM PDT 24 May 02 02:38:52 PM PDT 24 70388100 ps
T918 /workspace/coverage/default/10.flash_ctrl_disable.1589170394 May 02 02:38:44 PM PDT 24 May 02 02:39:07 PM PDT 24 9933200 ps
T919 /workspace/coverage/default/0.flash_ctrl_rand_ops.1349066289 May 02 02:35:16 PM PDT 24 May 02 02:39:24 PM PDT 24 119230800 ps
T365 /workspace/coverage/default/2.flash_ctrl_sec_info_access.1833769216 May 02 02:36:08 PM PDT 24 May 02 02:37:10 PM PDT 24 2429102900 ps
T920 /workspace/coverage/default/16.flash_ctrl_sec_info_access.1152267439 May 02 02:40:09 PM PDT 24 May 02 02:41:07 PM PDT 24 2546673200 ps
T921 /workspace/coverage/default/24.flash_ctrl_intr_rd_slow_flash.3299392584 May 02 02:41:17 PM PDT 24 May 02 02:44:23 PM PDT 24 32626254000 ps
T922 /workspace/coverage/default/19.flash_ctrl_smoke.1660038410 May 02 02:40:41 PM PDT 24 May 02 02:42:21 PM PDT 24 92822300 ps
T923 /workspace/coverage/default/22.flash_ctrl_otp_reset.1951920804 May 02 02:41:05 PM PDT 24 May 02 02:43:16 PM PDT 24 51543500 ps
T372 /workspace/coverage/default/15.flash_ctrl_sec_info_access.2566751013 May 02 02:39:55 PM PDT 24 May 02 02:41:05 PM PDT 24 6839665000 ps
T924 /workspace/coverage/default/32.flash_ctrl_sec_info_access.1147168076 May 02 02:42:15 PM PDT 24 May 02 02:43:19 PM PDT 24 3354783600 ps
T925 /workspace/coverage/default/17.flash_ctrl_re_evict.1855137264 May 02 02:40:25 PM PDT 24 May 02 02:41:03 PM PDT 24 257658600 ps
T926 /workspace/coverage/default/4.flash_ctrl_host_dir_rd.47595884 May 02 02:36:54 PM PDT 24 May 02 02:38:22 PM PDT 24 199749100 ps
T927 /workspace/coverage/default/14.flash_ctrl_mp_regions.504020012 May 02 02:39:36 PM PDT 24 May 02 02:45:07 PM PDT 24 29321360100 ps
T95 /workspace/coverage/default/19.flash_ctrl_hw_rma_reset.1411749131 May 02 02:40:39 PM PDT 24 May 02 02:56:22 PM PDT 24 160187616700 ps
T928 /workspace/coverage/default/2.flash_ctrl_mid_op_rst.1541843601 May 02 02:36:03 PM PDT 24 May 02 02:37:15 PM PDT 24 1328841400 ps
T929 /workspace/coverage/default/7.flash_ctrl_smoke.3827287662 May 02 02:37:47 PM PDT 24 May 02 02:39:23 PM PDT 24 125465200 ps
T930 /workspace/coverage/default/74.flash_ctrl_otp_reset.1560811043 May 02 02:43:43 PM PDT 24 May 02 02:45:54 PM PDT 24 41901200 ps
T931 /workspace/coverage/default/30.flash_ctrl_alert_test.2815224075 May 02 02:42:00 PM PDT 24 May 02 02:42:15 PM PDT 24 60458800 ps
T932 /workspace/coverage/default/8.flash_ctrl_ro.2518848934 May 02 02:38:10 PM PDT 24 May 02 02:39:48 PM PDT 24 1087156100 ps
T933 /workspace/coverage/default/6.flash_ctrl_error_prog_win.1921865777 May 02 02:37:44 PM PDT 24 May 02 02:52:24 PM PDT 24 776297000 ps
T934 /workspace/coverage/default/67.flash_ctrl_otp_reset.675924989 May 02 02:43:35 PM PDT 24 May 02 02:45:47 PM PDT 24 237192800 ps
T935 /workspace/coverage/default/18.flash_ctrl_re_evict.1914233607 May 02 02:40:38 PM PDT 24 May 02 02:41:12 PM PDT 24 104632000 ps
T936 /workspace/coverage/default/21.flash_ctrl_connect.3163788851 May 02 02:41:06 PM PDT 24 May 02 02:41:23 PM PDT 24 14525800 ps
T937 /workspace/coverage/default/1.flash_ctrl_ro.923104919 May 02 02:35:36 PM PDT 24 May 02 02:37:42 PM PDT 24 4658329800 ps
T938 /workspace/coverage/default/30.flash_ctrl_intr_rd.2068506566 May 02 02:41:58 PM PDT 24 May 02 02:45:18 PM PDT 24 2050901300 ps
T939 /workspace/coverage/default/37.flash_ctrl_intr_rd.443178707 May 02 02:42:30 PM PDT 24 May 02 02:45:03 PM PDT 24 2067178500 ps
T940 /workspace/coverage/default/35.flash_ctrl_connect.2979858051 May 02 02:42:30 PM PDT 24 May 02 02:42:45 PM PDT 24 27650600 ps
T941 /workspace/coverage/default/0.flash_ctrl_re_evict.3521196269 May 02 02:35:29 PM PDT 24 May 02 02:36:06 PM PDT 24 60895900 ps
T942 /workspace/coverage/default/19.flash_ctrl_otp_reset.474253223 May 02 02:40:38 PM PDT 24 May 02 02:42:28 PM PDT 24 74980200 ps
T943 /workspace/coverage/default/2.flash_ctrl_hw_sec_otp.420236461 May 02 02:35:56 PM PDT 24 May 02 02:37:16 PM PDT 24 881930000 ps
T944 /workspace/coverage/default/12.flash_ctrl_invalid_op.100997376 May 02 02:39:05 PM PDT 24 May 02 02:40:15 PM PDT 24 6767218900 ps
T945 /workspace/coverage/default/45.flash_ctrl_smoke.280511736 May 02 02:43:03 PM PDT 24 May 02 02:44:20 PM PDT 24 28371700 ps
T946 /workspace/coverage/default/26.flash_ctrl_connect.3887834653 May 02 02:41:38 PM PDT 24 May 02 02:41:55 PM PDT 24 16777100 ps
T161 /workspace/coverage/default/1.flash_ctrl_hw_prog_rma_wipe_err.803555047 May 02 02:35:53 PM PDT 24 May 02 02:41:06 PM PDT 24 10012015300 ps
T264 /workspace/coverage/cover_reg_top/25.flash_ctrl_intr_test.3041326702 May 02 02:18:30 PM PDT 24 May 02 02:18:45 PM PDT 24 17482800 ps
T265 /workspace/coverage/cover_reg_top/26.flash_ctrl_intr_test.3113234721 May 02 02:18:31 PM PDT 24 May 02 02:18:45 PM PDT 24 26032900 ps
T122 /workspace/coverage/cover_reg_top/2.flash_ctrl_same_csr_outstanding.1859000759 May 02 02:17:43 PM PDT 24 May 02 02:18:03 PM PDT 24 164760300 ps
T266 /workspace/coverage/cover_reg_top/35.flash_ctrl_intr_test.2243543713 May 02 02:18:39 PM PDT 24 May 02 02:18:53 PM PDT 24 47427700 ps
T57 /workspace/coverage/cover_reg_top/1.flash_ctrl_tl_intg_err.872398912 May 02 02:17:37 PM PDT 24 May 02 02:24:10 PM PDT 24 348728700 ps
T947 /workspace/coverage/cover_reg_top/7.flash_ctrl_shadow_reg_errors_with_csr_rw.4106783437 May 02 02:17:56 PM PDT 24 May 02 02:18:12 PM PDT 24 13166500 ps
T948 /workspace/coverage/cover_reg_top/0.flash_ctrl_mem_walk.2737855148 May 02 02:17:37 PM PDT 24 May 02 02:17:55 PM PDT 24 15612000 ps
T322 /workspace/coverage/cover_reg_top/32.flash_ctrl_intr_test.229391401 May 02 02:18:30 PM PDT 24 May 02 02:18:45 PM PDT 24 14687300 ps
T323 /workspace/coverage/cover_reg_top/47.flash_ctrl_intr_test.3728223217 May 02 02:18:42 PM PDT 24 May 02 02:18:58 PM PDT 24 69055800 ps
T321 /workspace/coverage/cover_reg_top/21.flash_ctrl_intr_test.295984458 May 02 02:18:22 PM PDT 24 May 02 02:18:38 PM PDT 24 43841400 ps
T58 /workspace/coverage/cover_reg_top/8.flash_ctrl_csr_rw.2112907693 May 02 02:17:55 PM PDT 24 May 02 02:18:10 PM PDT 24 42318200 ps
T59 /workspace/coverage/cover_reg_top/14.flash_ctrl_csr_mem_rw_with_rand_reset.3321982619 May 02 02:18:06 PM PDT 24 May 02 02:18:26 PM PDT 24 1266226800 ps
T949 /workspace/coverage/cover_reg_top/2.flash_ctrl_shadow_reg_errors.462334731 May 02 02:17:43 PM PDT 24 May 02 02:18:02 PM PDT 24 16607800 ps
T324 /workspace/coverage/cover_reg_top/23.flash_ctrl_intr_test.1269361277 May 02 02:18:28 PM PDT 24 May 02 02:18:44 PM PDT 24 37414800 ps
T950 /workspace/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors_with_csr_rw.2293393864 May 02 02:18:11 PM PDT 24 May 02 02:18:26 PM PDT 24 12406800 ps
T224 /workspace/coverage/cover_reg_top/11.flash_ctrl_same_csr_outstanding.1793365829 May 02 02:18:09 PM PDT 24 May 02 02:18:26 PM PDT 24 103802600 ps
T225 /workspace/coverage/cover_reg_top/7.flash_ctrl_csr_rw.3646188298 May 02 02:17:59 PM PDT 24 May 02 02:18:15 PM PDT 24 21974900 ps
T60 /workspace/coverage/cover_reg_top/3.flash_ctrl_tl_intg_err.250121568 May 02 02:17:43 PM PDT 24 May 02 02:25:28 PM PDT 24 1455536800 ps
T951 /workspace/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors_with_csr_rw.3732804588 May 02 02:18:23 PM PDT 24 May 02 02:18:40 PM PDT 24 52944200 ps
T226 /workspace/coverage/cover_reg_top/7.flash_ctrl_same_csr_outstanding.1662997777 May 02 02:17:59 PM PDT 24 May 02 02:18:16 PM PDT 24 185346300 ps
T190 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_bit_bash.2788776717 May 02 02:17:34 PM PDT 24 May 02 02:18:25 PM PDT 24 1238865800 ps
T258 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_aliasing.1386210205 May 02 02:17:42 PM PDT 24 May 02 02:18:19 PM PDT 24 877942700 ps
T952 /workspace/coverage/cover_reg_top/22.flash_ctrl_intr_test.407426135 May 02 02:18:21 PM PDT 24 May 02 02:18:36 PM PDT 24 46845400 ps
T227 /workspace/coverage/cover_reg_top/14.flash_ctrl_same_csr_outstanding.2723291273 May 02 02:18:11 PM PDT 24 May 02 02:18:34 PM PDT 24 208846900 ps
T188 /workspace/coverage/cover_reg_top/15.flash_ctrl_tl_errors.3948141569 May 02 02:18:10 PM PDT 24 May 02 02:18:30 PM PDT 24 53860500 ps
T189 /workspace/coverage/cover_reg_top/18.flash_ctrl_tl_errors.653836251 May 02 02:18:14 PM PDT 24 May 02 02:18:33 PM PDT 24 65412500 ps
T953 /workspace/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors.1536962743 May 02 02:17:36 PM PDT 24 May 02 02:17:53 PM PDT 24 47075700 ps
T954 /workspace/coverage/cover_reg_top/43.flash_ctrl_intr_test.1650639309 May 02 02:18:41 PM PDT 24 May 02 02:18:56 PM PDT 24 18727800 ps
T199 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_mem_rw_with_rand_reset.1999908398 May 02 02:17:35 PM PDT 24 May 02 02:17:54 PM PDT 24 1106487300 ps
T955 /workspace/coverage/cover_reg_top/17.flash_ctrl_shadow_reg_errors.2937641945 May 02 02:18:14 PM PDT 24 May 02 02:18:33 PM PDT 24 12644400 ps
T347 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_bit_bash.479981337 May 02 02:17:42 PM PDT 24 May 02 02:18:48 PM PDT 24 1861275500 ps
T200 /workspace/coverage/cover_reg_top/11.flash_ctrl_csr_mem_rw_with_rand_reset.661315444 May 02 02:18:09 PM PDT 24 May 02 02:18:25 PM PDT 24 70526000 ps
T201 /workspace/coverage/cover_reg_top/4.flash_ctrl_tl_errors.569678027 May 02 02:17:51 PM PDT 24 May 02 02:18:13 PM PDT 24 247937000 ps
T228 /workspace/coverage/cover_reg_top/15.flash_ctrl_same_csr_outstanding.1846013797 May 02 02:18:14 PM PDT 24 May 02 02:18:33 PM PDT 24 1659679100 ps
T206 /workspace/coverage/cover_reg_top/19.flash_ctrl_tl_intg_err.2389327197 May 02 02:18:21 PM PDT 24 May 02 02:26:03 PM PDT 24 1614020500 ps
T202 /workspace/coverage/cover_reg_top/9.flash_ctrl_csr_mem_rw_with_rand_reset.819336778 May 02 02:17:58 PM PDT 24 May 02 02:18:19 PM PDT 24 46447700 ps
T956 /workspace/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors.2560266314 May 02 02:17:56 PM PDT 24 May 02 02:18:12 PM PDT 24 12670200 ps
T957 /workspace/coverage/cover_reg_top/41.flash_ctrl_intr_test.1287695496 May 02 02:18:41 PM PDT 24 May 02 02:18:57 PM PDT 24 17550500 ps
T325 /workspace/coverage/cover_reg_top/8.flash_ctrl_intr_test.1170954052 May 02 02:17:59 PM PDT 24 May 02 02:18:15 PM PDT 24 42348300 ps
T229 /workspace/coverage/cover_reg_top/1.flash_ctrl_csr_rw.1319927643 May 02 02:17:38 PM PDT 24 May 02 02:17:59 PM PDT 24 130865900 ps
T958 /workspace/coverage/cover_reg_top/3.flash_ctrl_shadow_reg_errors.512993392 May 02 02:17:44 PM PDT 24 May 02 02:18:04 PM PDT 24 15631300 ps
T203 /workspace/coverage/cover_reg_top/6.flash_ctrl_tl_errors.4103668604 May 02 02:17:57 PM PDT 24 May 02 02:18:15 PM PDT 24 37115200 ps
T230 /workspace/coverage/cover_reg_top/19.flash_ctrl_same_csr_outstanding.3324869188 May 02 02:18:25 PM PDT 24 May 02 02:18:42 PM PDT 24 139930200 ps
T307 /workspace/coverage/cover_reg_top/9.flash_ctrl_csr_rw.1266522626 May 02 02:17:58 PM PDT 24 May 02 02:18:17 PM PDT 24 256592800 ps
T959 /workspace/coverage/cover_reg_top/4.flash_ctrl_shadow_reg_errors.2972228127 May 02 02:17:50 PM PDT 24 May 02 02:18:07 PM PDT 24 13885700 ps
T207 /workspace/coverage/cover_reg_top/16.flash_ctrl_tl_intg_err.3213302727 May 02 02:18:13 PM PDT 24 May 02 02:33:20 PM PDT 24 2643246000 ps
T960 /workspace/coverage/cover_reg_top/10.flash_ctrl_csr_rw.238661273 May 02 02:17:59 PM PDT 24 May 02 02:18:16 PM PDT 24 29477200 ps
T961 /workspace/coverage/cover_reg_top/8.flash_ctrl_shadow_reg_errors_with_csr_rw.3576020606 May 02 02:17:57 PM PDT 24 May 02 02:18:15 PM PDT 24 17129200 ps
T962 /workspace/coverage/cover_reg_top/17.flash_ctrl_intr_test.1411828333 May 02 02:18:15 PM PDT 24 May 02 02:18:32 PM PDT 24 20369100 ps
T963 /workspace/coverage/cover_reg_top/13.flash_ctrl_shadow_reg_errors_with_csr_rw.2029553573 May 02 02:18:08 PM PDT 24 May 02 02:18:26 PM PDT 24 39438900 ps
T964 /workspace/coverage/cover_reg_top/0.flash_ctrl_shadow_reg_errors_with_csr_rw.144247011 May 02 02:17:37 PM PDT 24 May 02 02:17:57 PM PDT 24 13470700 ps
T965 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_hw_reset.3230482443 May 02 02:17:52 PM PDT 24 May 02 02:18:24 PM PDT 24 18477900 ps
T204 /workspace/coverage/cover_reg_top/17.flash_ctrl_csr_mem_rw_with_rand_reset.2904899941 May 02 02:18:13 PM PDT 24 May 02 02:18:35 PM PDT 24 673616400 ps
T966 /workspace/coverage/cover_reg_top/6.flash_ctrl_intr_test.1354716338 May 02 02:17:58 PM PDT 24 May 02 02:18:14 PM PDT 24 30401200 ps
T967 /workspace/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors.2087806630 May 02 02:18:09 PM PDT 24 May 02 02:18:25 PM PDT 24 109666500 ps
T968 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_aliasing.2176540715 May 02 02:17:50 PM PDT 24 May 02 02:18:52 PM PDT 24 2554843300 ps
T969 /workspace/coverage/cover_reg_top/42.flash_ctrl_intr_test.4025088043 May 02 02:18:39 PM PDT 24 May 02 02:18:53 PM PDT 24 15953800 ps
T205 /workspace/coverage/cover_reg_top/5.flash_ctrl_tl_intg_err.2544840007 May 02 02:17:53 PM PDT 24 May 02 02:32:57 PM PDT 24 647477900 ps
T970 /workspace/coverage/cover_reg_top/17.flash_ctrl_csr_rw.911929239 May 02 02:18:13 PM PDT 24 May 02 02:18:32 PM PDT 24 87813100 ps
T267 /workspace/coverage/cover_reg_top/7.flash_ctrl_tl_intg_err.3270581765 May 02 02:17:56 PM PDT 24 May 02 02:33:10 PM PDT 24 899840800 ps
T971 /workspace/coverage/cover_reg_top/36.flash_ctrl_intr_test.1204988069 May 02 02:18:40 PM PDT 24 May 02 02:18:56 PM PDT 24 41377000 ps
T972 /workspace/coverage/cover_reg_top/6.flash_ctrl_shadow_reg_errors_with_csr_rw.4153809780 May 02 02:17:59 PM PDT 24 May 02 02:18:17 PM PDT 24 13029300 ps
T341 /workspace/coverage/cover_reg_top/16.flash_ctrl_csr_mem_rw_with_rand_reset.1955227193 May 02 02:18:13 PM PDT 24 May 02 02:18:32 PM PDT 24 324321700 ps
T304 /workspace/coverage/cover_reg_top/10.flash_ctrl_same_csr_outstanding.2870830326 May 02 02:17:56 PM PDT 24 May 02 02:18:14 PM PDT 24 116562900 ps
T973 /workspace/coverage/cover_reg_top/6.flash_ctrl_csr_mem_rw_with_rand_reset.3798084486 May 02 02:17:57 PM PDT 24 May 02 02:18:16 PM PDT 24 90179900 ps
T974 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_hw_reset.2953230706 May 02 02:17:36 PM PDT 24 May 02 02:18:26 PM PDT 24 85961400 ps
T975 /workspace/coverage/cover_reg_top/0.flash_ctrl_csr_aliasing.3795562851 May 02 02:17:35 PM PDT 24 May 02 02:18:40 PM PDT 24 1446600900 ps
T281 /workspace/coverage/cover_reg_top/15.flash_ctrl_csr_mem_rw_with_rand_reset.1098435590 May 02 02:18:13 PM PDT 24 May 02 02:18:37 PM PDT 24 267263300 ps
T976 /workspace/coverage/cover_reg_top/3.flash_ctrl_mem_walk.3362335054 May 02 02:17:41 PM PDT 24 May 02 02:17:58 PM PDT 24 40833400 ps
T977 /workspace/coverage/cover_reg_top/19.flash_ctrl_shadow_reg_errors.1460756879 May 02 02:18:21 PM PDT 24 May 02 02:18:39 PM PDT 24 129808400 ps
T309 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_hw_reset.1784276023 May 02 02:17:43 PM PDT 24 May 02 02:18:18 PM PDT 24 60370800 ps
T978 /workspace/coverage/cover_reg_top/12.flash_ctrl_intr_test.553765630 May 02 02:18:06 PM PDT 24 May 02 02:18:20 PM PDT 24 13908500 ps
T284 /workspace/coverage/cover_reg_top/10.flash_ctrl_tl_intg_err.2192308240 May 02 02:17:58 PM PDT 24 May 02 02:25:43 PM PDT 24 337494800 ps
T979 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_aliasing.971708896 May 02 02:17:50 PM PDT 24 May 02 02:18:45 PM PDT 24 1659051700 ps
T259 /workspace/coverage/cover_reg_top/12.flash_ctrl_tl_errors.3567319937 May 02 02:18:10 PM PDT 24 May 02 02:18:29 PM PDT 24 168161600 ps
T980 /workspace/coverage/cover_reg_top/11.flash_ctrl_intr_test.1140694787 May 02 02:18:06 PM PDT 24 May 02 02:18:21 PM PDT 24 37997700 ps
T981 /workspace/coverage/cover_reg_top/4.flash_ctrl_mem_walk.4037500804 May 02 02:17:51 PM PDT 24 May 02 02:18:06 PM PDT 24 19038100 ps
T982 /workspace/coverage/cover_reg_top/1.flash_ctrl_mem_walk.4058164192 May 02 02:17:36 PM PDT 24 May 02 02:17:54 PM PDT 24 16700000 ps
T983 /workspace/coverage/cover_reg_top/13.flash_ctrl_intr_test.2334012070 May 02 02:18:09 PM PDT 24 May 02 02:18:24 PM PDT 24 123192500 ps
T984 /workspace/coverage/cover_reg_top/16.flash_ctrl_intr_test.3587789011 May 02 02:18:16 PM PDT 24 May 02 02:18:33 PM PDT 24 17708200 ps
T279 /workspace/coverage/cover_reg_top/4.flash_ctrl_tl_intg_err.3831431399 May 02 02:17:53 PM PDT 24 May 02 02:32:58 PM PDT 24 742582000 ps
T985 /workspace/coverage/cover_reg_top/15.flash_ctrl_intr_test.142285728 May 02 02:18:14 PM PDT 24 May 02 02:18:31 PM PDT 24 16300000 ps
T274 /workspace/coverage/cover_reg_top/3.flash_ctrl_csr_mem_rw_with_rand_reset.4197497675 May 02 02:17:51 PM PDT 24 May 02 02:18:10 PM PDT 24 102264800 ps
T273 /workspace/coverage/cover_reg_top/18.flash_ctrl_tl_intg_err.3241655297 May 02 02:18:21 PM PDT 24 May 02 02:33:39 PM PDT 24 5738828700 ps
T278 /workspace/coverage/cover_reg_top/13.flash_ctrl_tl_intg_err.782442408 May 02 02:18:11 PM PDT 24 May 02 02:33:12 PM PDT 24 1098601300 ps
T263 /workspace/coverage/cover_reg_top/5.flash_ctrl_tl_errors.2192524705 May 02 02:17:49 PM PDT 24 May 02 02:18:10 PM PDT 24 181753400 ps
T986 /workspace/coverage/cover_reg_top/1.flash_ctrl_mem_partial_access.2265203552 May 02 02:17:33 PM PDT 24 May 02 02:17:50 PM PDT 24 43700000 ps
T987 /workspace/coverage/cover_reg_top/12.flash_ctrl_csr_rw.1420497502 May 02 02:18:07 PM PDT 24 May 02 02:18:23 PM PDT 24 92544800 ps
T308 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_rw.3653138182 May 02 02:17:52 PM PDT 24 May 02 02:18:11 PM PDT 24 274768800 ps
T988 /workspace/coverage/cover_reg_top/11.flash_ctrl_shadow_reg_errors.2240521716 May 02 02:17:55 PM PDT 24 May 02 02:18:13 PM PDT 24 11599600 ps
T989 /workspace/coverage/cover_reg_top/34.flash_ctrl_intr_test.489752568 May 02 02:18:40 PM PDT 24 May 02 02:18:55 PM PDT 24 28217400 ps
T990 /workspace/coverage/cover_reg_top/1.flash_ctrl_intr_test.4039165836 May 02 02:17:38 PM PDT 24 May 02 02:17:55 PM PDT 24 16762400 ps
T275 /workspace/coverage/cover_reg_top/2.flash_ctrl_tl_intg_err.339001599 May 02 02:17:44 PM PDT 24 May 02 02:33:02 PM PDT 24 678873800 ps
T991 /workspace/coverage/cover_reg_top/18.flash_ctrl_intr_test.3004510800 May 02 02:18:26 PM PDT 24 May 02 02:18:41 PM PDT 24 15149400 ps
T992 /workspace/coverage/cover_reg_top/10.flash_ctrl_shadow_reg_errors_with_csr_rw.524569800 May 02 02:17:59 PM PDT 24 May 02 02:18:16 PM PDT 24 18078100 ps
T993 /workspace/coverage/cover_reg_top/14.flash_ctrl_shadow_reg_errors_with_csr_rw.2407255797 May 02 02:18:08 PM PDT 24 May 02 02:18:25 PM PDT 24 13069700 ps
T994 /workspace/coverage/cover_reg_top/12.flash_ctrl_shadow_reg_errors.322915401 May 02 02:18:07 PM PDT 24 May 02 02:18:25 PM PDT 24 23613400 ps
T995 /workspace/coverage/cover_reg_top/12.flash_ctrl_csr_mem_rw_with_rand_reset.2901770712 May 02 02:18:08 PM PDT 24 May 02 02:18:28 PM PDT 24 322938800 ps
T996 /workspace/coverage/cover_reg_top/4.flash_ctrl_csr_mem_rw_with_rand_reset.1589471648 May 02 02:17:49 PM PDT 24 May 02 02:18:09 PM PDT 24 102240000 ps
T262 /workspace/coverage/cover_reg_top/9.flash_ctrl_tl_errors.705277823 May 02 02:17:58 PM PDT 24 May 02 02:18:16 PM PDT 24 37659500 ps
T997 /workspace/coverage/cover_reg_top/27.flash_ctrl_intr_test.3183969788 May 02 02:18:30 PM PDT 24 May 02 02:18:45 PM PDT 24 30439500 ps
T998 /workspace/coverage/cover_reg_top/40.flash_ctrl_intr_test.994313776 May 02 02:18:39 PM PDT 24 May 02 02:18:53 PM PDT 24 16277800 ps
T999 /workspace/coverage/cover_reg_top/19.flash_ctrl_csr_rw.3517612371 May 02 02:18:21 PM PDT 24 May 02 02:18:37 PM PDT 24 73351000 ps
T1000 /workspace/coverage/cover_reg_top/5.flash_ctrl_same_csr_outstanding.1469381383 May 02 02:17:59 PM PDT 24 May 02 02:18:16 PM PDT 24 45924900 ps
T1001 /workspace/coverage/cover_reg_top/17.flash_ctrl_shadow_reg_errors_with_csr_rw.171304599 May 02 02:18:23 PM PDT 24 May 02 02:18:41 PM PDT 24 12888400 ps
T1002 /workspace/coverage/cover_reg_top/1.flash_ctrl_shadow_reg_errors.1476598982 May 02 02:17:34 PM PDT 24 May 02 02:17:51 PM PDT 24 14017800 ps
T282 /workspace/coverage/cover_reg_top/19.flash_ctrl_csr_mem_rw_with_rand_reset.1545176858 May 02 02:18:26 PM PDT 24 May 02 02:18:43 PM PDT 24 160374200 ps
T1003 /workspace/coverage/cover_reg_top/2.flash_ctrl_csr_bit_bash.1072747006 May 02 02:17:42 PM PDT 24 May 02 02:18:25 PM PDT 24 438987400 ps
T1004 /workspace/coverage/cover_reg_top/18.flash_ctrl_shadow_reg_errors.2074015867 May 02 02:18:25 PM PDT 24 May 02 02:18:41 PM PDT 24 81577900 ps
T1005 /workspace/coverage/cover_reg_top/45.flash_ctrl_intr_test.75327951 May 02 02:18:45 PM PDT 24 May 02 02:19:01 PM PDT 24 52482500 ps
T1006 /workspace/coverage/cover_reg_top/13.flash_ctrl_csr_rw.55905239 May 02 02:18:08 PM PDT 24 May 02 02:18:26 PM PDT 24 19527500 ps
T305 /workspace/coverage/cover_reg_top/13.flash_ctrl_same_csr_outstanding.2575369846 May 02 02:18:06 PM PDT 24 May 02 02:18:25 PM PDT 24 114301700 ps
T1007 /workspace/coverage/cover_reg_top/8.flash_ctrl_same_csr_outstanding.2204256801 May 02 02:17:58 PM PDT 24 May 02 02:18:18 PM PDT 24 177658800 ps
T1008 /workspace/coverage/cover_reg_top/14.flash_ctrl_tl_errors.3371621911 May 02 02:18:09 PM PDT 24 May 02 02:18:26 PM PDT 24 128596900 ps
T1009 /workspace/coverage/cover_reg_top/8.flash_ctrl_shadow_reg_errors.1617314617 May 02 02:17:58 PM PDT 24 May 02 02:18:16 PM PDT 24 12115500 ps
T343 /workspace/coverage/cover_reg_top/9.flash_ctrl_tl_intg_err.1005985897 May 02 02:17:55 PM PDT 24 May 02 02:32:51 PM PDT 24 338669000 ps
T1010 /workspace/coverage/cover_reg_top/18.flash_ctrl_csr_rw.638480827 May 02 02:18:26 PM PDT 24 May 02 02:18:43 PM PDT 24 196707000 ps
T1011 /workspace/coverage/cover_reg_top/19.flash_ctrl_shadow_reg_errors_with_csr_rw.2498771760 May 02 02:18:23 PM PDT 24 May 02 02:18:41 PM PDT 24 31499500 ps
T1012 /workspace/coverage/cover_reg_top/38.flash_ctrl_intr_test.3245814753 May 02 02:18:41 PM PDT 24 May 02 02:18:56 PM PDT 24 49498800 ps
T306 /workspace/coverage/cover_reg_top/15.flash_ctrl_csr_rw.724194721 May 02 02:18:16 PM PDT 24 May 02 02:18:33 PM PDT 24 144229300 ps
T344 /workspace/coverage/cover_reg_top/12.flash_ctrl_tl_intg_err.243676685 May 02 02:18:10 PM PDT 24 May 02 02:33:10 PM PDT 24 2839434200 ps
T1013 /workspace/coverage/cover_reg_top/6.flash_ctrl_tl_intg_err.1397967402 May 02 02:17:56 PM PDT 24 May 02 02:33:03 PM PDT 24 1479518700 ps
T269 /workspace/coverage/cover_reg_top/19.flash_ctrl_tl_errors.1570533966 May 02 02:18:25 PM PDT 24 May 02 02:18:46 PM PDT 24 53865900 ps
T1014 /workspace/coverage/cover_reg_top/16.flash_ctrl_csr_rw.2118608109 May 02 02:18:15 PM PDT 24 May 02 02:18:35 PM PDT 24 90081800 ps
T1015 /workspace/coverage/cover_reg_top/16.flash_ctrl_shadow_reg_errors_with_csr_rw.1594224262 May 02 02:18:13 PM PDT 24 May 02 02:18:31 PM PDT 24 43439400 ps
T1016 /workspace/coverage/cover_reg_top/1.flash_ctrl_same_csr_outstanding.2205128225 May 02 02:17:41 PM PDT 24 May 02 02:18:03 PM PDT 24 34380200 ps
T1017 /workspace/coverage/cover_reg_top/9.flash_ctrl_same_csr_outstanding.1254225329 May 02 02:17:58 PM PDT 24 May 02 02:18:19 PM PDT 24 121481700 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%