Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_generic_flash
SCORELINECONDTOGGLEFSMBRANCHASSERT
80.00 80.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic 80.00 80.00



Module Instance : tb.dut.u_eflash.u_flash.gen_generic.u_impl_generic

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
80.00 80.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.94 98.80 94.41 89.59 87.50 99.37 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
u_flash


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_prim_flash_banks[0].u_prim_flash_bank 95.01 98.24 90.48 87.50 98.85 100.00
gen_prim_flash_banks[1].u_prim_flash_bank 95.15 98.24 91.16 87.50 98.85 100.00
u_reg_top 96.81 99.31 95.60 89.59 99.56 100.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : prim_generic_flash
Line No.TotalCoveredPercent
TOTAL10880.00
CONT_ASSIGN5211100.00
CONT_ASSIGN10100
CONT_ASSIGN10200
CONT_ASSIGN10300
CONT_ASSIGN104100.00
CONT_ASSIGN105100.00
CONT_ASSIGN10611100.00
CONT_ASSIGN10711100.00
CONT_ASSIGN10811100.00
CONT_ASSIGN12911100.00
CONT_ASSIGN13311100.00
CONT_ASSIGN13811100.00
CONT_ASSIGN14211100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv' or '../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
52 1 1
101 unreachable
102 unreachable
103 unreachable
104 0 1
105 0 1
106 1 1
107 1 1
108 1 1
129 1 1
133 1 1
138 1 1
142 1 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%