Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
99.62 99.04 99.24 100.00 99.80 99.68 99.99


Total test records in report: 939
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html

T547 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_dout_din_regs_random_rw.1217472707 Oct 15 01:01:21 PM UTC 24 Oct 15 01:01:23 PM UTC 24 48644244 ps
T548 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/36.gpio_filter_stress.3052895445 Oct 15 01:01:03 PM UTC 24 Oct 15 01:01:23 PM UTC 24 937709666 ps
T549 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_random_dout_din.3213684911 Oct 15 01:01:21 PM UTC 24 Oct 15 01:01:23 PM UTC 24 94841692 ps
T550 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_random_dout_din_no_pullup_pulldown.440034217 Oct 15 01:01:21 PM UTC 24 Oct 15 01:01:24 PM UTC 24 134398099 ps
T551 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_intr_rand_pgm.4085685657 Oct 15 01:01:22 PM UTC 24 Oct 15 01:01:24 PM UTC 24 211140313 ps
T552 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_intr_with_filter_rand_intr_event.3642496245 Oct 15 01:01:22 PM UTC 24 Oct 15 01:01:24 PM UTC 24 40621530 ps
T553 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_alert_test.2757742477 Oct 15 01:01:24 PM UTC 24 Oct 15 01:01:25 PM UTC 24 21619207 ps
T554 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_full_random.3396804255 Oct 15 01:01:23 PM UTC 24 Oct 15 01:01:26 PM UTC 24 111175478 ps
T555 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_rand_intr_trigger.2530290053 Oct 15 01:01:22 PM UTC 24 Oct 15 01:01:26 PM UTC 24 1236789331 ps
T556 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/38.gpio_random_long_reg_writes_reg_reads.199813568 Oct 15 01:01:18 PM UTC 24 Oct 15 01:01:26 PM UTC 24 122858149 ps
T557 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_random_dout_din.3575657035 Oct 15 01:01:25 PM UTC 24 Oct 15 01:01:27 PM UTC 24 210015929 ps
T558 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_smoke.4112510002 Oct 15 01:01:25 PM UTC 24 Oct 15 01:01:28 PM UTC 24 189541996 ps
T559 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_smoke_no_pullup_pulldown.1675192399 Oct 15 01:01:25 PM UTC 24 Oct 15 01:01:28 PM UTC 24 58381618 ps
T560 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_dout_din_regs_random_rw.4014581884 Oct 15 01:01:26 PM UTC 24 Oct 15 01:01:28 PM UTC 24 22784567 ps
T561 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_random_dout_din_no_pullup_pulldown.4166188157 Oct 15 01:01:26 PM UTC 24 Oct 15 01:01:29 PM UTC 24 216523572 ps
T562 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/35.gpio_filter_stress.4260628157 Oct 15 01:00:56 PM UTC 24 Oct 15 01:01:29 PM UTC 24 942300488 ps
T563 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_random_long_reg_writes_reg_reads.2468911213 Oct 15 01:01:23 PM UTC 24 Oct 15 01:01:30 PM UTC 24 1373936102 ps
T564 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_intr_rand_pgm.3691220096 Oct 15 01:01:27 PM UTC 24 Oct 15 01:01:30 PM UTC 24 98997447 ps
T565 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_full_random.3154573887 Oct 15 01:01:28 PM UTC 24 Oct 15 01:01:30 PM UTC 24 25415618 ps
T566 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_filter_stress.3727520024 Oct 15 01:01:23 PM UTC 24 Oct 15 01:01:31 PM UTC 24 284198241 ps
T567 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_alert_test.2998203187 Oct 15 01:01:29 PM UTC 24 Oct 15 01:01:31 PM UTC 24 149274903 ps
T568 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_rand_intr_trigger.3390892700 Oct 15 01:01:27 PM UTC 24 Oct 15 01:01:33 PM UTC 24 104957480 ps
T569 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_random_long_reg_writes_reg_reads.88030959 Oct 15 01:01:28 PM UTC 24 Oct 15 01:01:33 PM UTC 24 93634764 ps
T570 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_smoke.2526308952 Oct 15 01:01:31 PM UTC 24 Oct 15 01:01:33 PM UTC 24 54866556 ps
T571 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_rand_intr_trigger.3410040519 Oct 15 01:02:10 PM UTC 24 Oct 15 01:02:15 PM UTC 24 1394043722 ps
T572 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_intr_with_filter_rand_intr_event.1196668782 Oct 15 01:01:27 PM UTC 24 Oct 15 01:01:33 PM UTC 24 96784087 ps
T573 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_smoke_no_pullup_pulldown.136303763 Oct 15 01:01:31 PM UTC 24 Oct 15 01:01:34 PM UTC 24 64464761 ps
T574 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_dout_din_regs_random_rw.287131042 Oct 15 01:01:32 PM UTC 24 Oct 15 01:01:34 PM UTC 24 42365985 ps
T575 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_random_dout_din.168908756 Oct 15 01:01:32 PM UTC 24 Oct 15 01:01:35 PM UTC 24 63811268 ps
T576 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_random_dout_din_no_pullup_pulldown.2156399065 Oct 15 01:01:32 PM UTC 24 Oct 15 01:01:35 PM UTC 24 127655858 ps
T577 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/5.gpio_stress_all.1238462161 Oct 15 12:57:57 PM UTC 24 Oct 15 01:01:36 PM UTC 24 77996228312 ps
T578 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_intr_rand_pgm.132963657 Oct 15 01:01:34 PM UTC 24 Oct 15 01:01:36 PM UTC 24 21838351 ps
T579 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/37.gpio_filter_stress.213747916 Oct 15 01:01:10 PM UTC 24 Oct 15 01:01:37 PM UTC 24 2694964786 ps
T580 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_full_random.1107884081 Oct 15 01:01:35 PM UTC 24 Oct 15 01:01:37 PM UTC 24 81842829 ps
T581 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_alert_test.2200087407 Oct 15 01:01:35 PM UTC 24 Oct 15 01:01:37 PM UTC 24 170348696 ps
T582 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_random_long_reg_writes_reg_reads.1089388029 Oct 15 01:01:34 PM UTC 24 Oct 15 01:01:38 PM UTC 24 555213982 ps
T583 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_rand_intr_trigger.3691548731 Oct 15 01:01:34 PM UTC 24 Oct 15 01:01:38 PM UTC 24 316971175 ps
T584 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_smoke.1021424219 Oct 15 01:01:35 PM UTC 24 Oct 15 01:01:39 PM UTC 24 355820136 ps
T585 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_smoke_no_pullup_pulldown.1567241644 Oct 15 01:01:37 PM UTC 24 Oct 15 01:01:39 PM UTC 24 28160347 ps
T586 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_random_dout_din.1211007320 Oct 15 01:01:37 PM UTC 24 Oct 15 01:01:39 PM UTC 24 191666850 ps
T587 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_intr_with_filter_rand_intr_event.2234810380 Oct 15 01:01:34 PM UTC 24 Oct 15 01:01:40 PM UTC 24 167638461 ps
T588 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_random_dout_din_no_pullup_pulldown.1083107187 Oct 15 01:01:38 PM UTC 24 Oct 15 01:01:40 PM UTC 24 259113847 ps
T589 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_dout_din_regs_random_rw.606180055 Oct 15 01:01:38 PM UTC 24 Oct 15 01:01:40 PM UTC 24 52162501 ps
T590 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_intr_rand_pgm.1230637985 Oct 15 01:01:38 PM UTC 24 Oct 15 01:01:41 PM UTC 24 51148543 ps
T591 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/27.gpio_stress_all.799576759 Oct 15 12:59:59 PM UTC 24 Oct 15 01:01:41 PM UTC 24 8775706995 ps
T592 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/38.gpio_filter_stress.307029015 Oct 15 01:01:16 PM UTC 24 Oct 15 01:01:42 PM UTC 24 6228472231 ps
T593 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_intr_with_filter_rand_intr_event.798778893 Oct 15 01:01:39 PM UTC 24 Oct 15 01:01:43 PM UTC 24 40908927 ps
T594 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_full_random.3184221367 Oct 15 01:01:40 PM UTC 24 Oct 15 01:01:43 PM UTC 24 151469316 ps
T595 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_rand_intr_trigger.1314346369 Oct 15 01:01:39 PM UTC 24 Oct 15 01:01:43 PM UTC 24 174881581 ps
T596 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_alert_test.947459766 Oct 15 01:01:41 PM UTC 24 Oct 15 01:01:43 PM UTC 24 48949558 ps
T597 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/35.gpio_stress_all.1747675850 Oct 15 01:00:59 PM UTC 24 Oct 15 01:01:43 PM UTC 24 5786795163 ps
T598 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_smoke_no_pullup_pulldown.3221414964 Oct 15 01:01:43 PM UTC 24 Oct 15 01:01:45 PM UTC 24 80488156 ps
T599 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_smoke.678577633 Oct 15 01:01:43 PM UTC 24 Oct 15 01:01:45 PM UTC 24 72677101 ps
T600 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_random_dout_din.3057205934 Oct 15 01:01:43 PM UTC 24 Oct 15 01:01:46 PM UTC 24 286778873 ps
T601 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_random_dout_din_no_pullup_pulldown.4276409 Oct 15 01:01:44 PM UTC 24 Oct 15 01:01:46 PM UTC 24 21673958 ps
T602 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_dout_din_regs_random_rw.3443758059 Oct 15 01:01:44 PM UTC 24 Oct 15 01:01:46 PM UTC 24 50047241 ps
T603 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_intr_rand_pgm.3179237236 Oct 15 01:01:44 PM UTC 24 Oct 15 01:01:46 PM UTC 24 115638193 ps
T604 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_rand_intr_trigger.4153876267 Oct 15 01:01:44 PM UTC 24 Oct 15 01:01:48 PM UTC 24 363281270 ps
T605 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_random_long_reg_writes_reg_reads.441505780 Oct 15 01:01:40 PM UTC 24 Oct 15 01:01:48 PM UTC 24 748059536 ps
T606 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_full_random.3583324349 Oct 15 01:01:46 PM UTC 24 Oct 15 01:01:48 PM UTC 24 57507236 ps
T607 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_alert_test.2758794654 Oct 15 01:01:47 PM UTC 24 Oct 15 01:01:49 PM UTC 24 13906606 ps
T608 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_intr_with_filter_rand_intr_event.3623302588 Oct 15 01:01:44 PM UTC 24 Oct 15 01:01:50 PM UTC 24 351256396 ps
T609 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_smoke_no_pullup_pulldown.4026695636 Oct 15 01:01:49 PM UTC 24 Oct 15 01:01:51 PM UTC 24 55534641 ps
T62 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_stress_all_with_rand_reset.4138443239 Oct 15 01:01:41 PM UTC 24 Oct 15 01:01:51 PM UTC 24 491080187 ps
T610 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_random_long_reg_writes_reg_reads.1123467788 Oct 15 01:01:46 PM UTC 24 Oct 15 01:01:51 PM UTC 24 1858159209 ps
T611 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_smoke.3392544996 Oct 15 01:01:48 PM UTC 24 Oct 15 01:01:51 PM UTC 24 284369228 ps
T612 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_random_dout_din.2542728124 Oct 15 01:01:50 PM UTC 24 Oct 15 01:01:52 PM UTC 24 40102073 ps
T613 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_random_dout_din_no_pullup_pulldown.915393062 Oct 15 01:01:50 PM UTC 24 Oct 15 01:01:52 PM UTC 24 80957669 ps
T614 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_dout_din_regs_random_rw.234402808 Oct 15 01:01:51 PM UTC 24 Oct 15 01:01:53 PM UTC 24 38744231 ps
T615 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_intr_rand_pgm.4005185018 Oct 15 01:01:52 PM UTC 24 Oct 15 01:01:54 PM UTC 24 36220386 ps
T616 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_rand_intr_trigger.766716026 Oct 15 01:01:52 PM UTC 24 Oct 15 01:01:54 PM UTC 24 158473266 ps
T617 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_full_random.3326835340 Oct 15 01:01:53 PM UTC 24 Oct 15 01:01:55 PM UTC 24 156911315 ps
T618 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_intr_with_filter_rand_intr_event.3302202652 Oct 15 01:01:52 PM UTC 24 Oct 15 01:01:55 PM UTC 24 42606109 ps
T619 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_random_long_reg_writes_reg_reads.1190405397 Oct 15 01:01:53 PM UTC 24 Oct 15 01:01:57 PM UTC 24 221061556 ps
T620 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_alert_test.3270248679 Oct 15 01:01:55 PM UTC 24 Oct 15 01:01:57 PM UTC 24 40679306 ps
T621 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_filter_stress.774396038 Oct 15 01:01:39 PM UTC 24 Oct 15 01:01:58 PM UTC 24 202435473 ps
T622 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_smoke_no_pullup_pulldown.587770765 Oct 15 01:01:56 PM UTC 24 Oct 15 01:01:59 PM UTC 24 413148044 ps
T623 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_smoke.4164768032 Oct 15 01:01:56 PM UTC 24 Oct 15 01:01:59 PM UTC 24 144140146 ps
T624 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_random_dout_din.3651202224 Oct 15 01:01:57 PM UTC 24 Oct 15 01:02:00 PM UTC 24 79425979 ps
T625 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_random_dout_din_no_pullup_pulldown.372773804 Oct 15 01:01:57 PM UTC 24 Oct 15 01:02:00 PM UTC 24 36375573 ps
T626 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_dout_din_regs_random_rw.1628600493 Oct 15 01:01:59 PM UTC 24 Oct 15 01:02:01 PM UTC 24 49807668 ps
T627 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_intr_rand_pgm.2765463884 Oct 15 01:02:00 PM UTC 24 Oct 15 01:02:02 PM UTC 24 298003182 ps
T628 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_intr_with_filter_rand_intr_event.1382035287 Oct 15 01:02:01 PM UTC 24 Oct 15 01:02:03 PM UTC 24 71580671 ps
T629 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/15.gpio_stress_all.1084373897 Oct 15 12:58:33 PM UTC 24 Oct 15 01:02:04 PM UTC 24 88742829576 ps
T630 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_rand_intr_trigger.1435240265 Oct 15 01:02:00 PM UTC 24 Oct 15 01:02:04 PM UTC 24 315984736 ps
T631 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_full_random.2082192888 Oct 15 01:02:03 PM UTC 24 Oct 15 01:02:05 PM UTC 24 82584526 ps
T632 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_random_long_reg_writes_reg_reads.3000089657 Oct 15 01:02:02 PM UTC 24 Oct 15 01:02:05 PM UTC 24 109304831 ps
T633 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_filter_stress.961095025 Oct 15 01:01:28 PM UTC 24 Oct 15 01:02:06 PM UTC 24 6347750043 ps
T634 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_alert_test.2763773772 Oct 15 01:02:05 PM UTC 24 Oct 15 01:02:07 PM UTC 24 20481066 ps
T635 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_stress_all.4052987098 Oct 15 01:01:35 PM UTC 24 Oct 15 01:02:08 PM UTC 24 1995624450 ps
T63 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/38.gpio_stress_all_with_rand_reset.3416941279 Oct 15 01:01:19 PM UTC 24 Oct 15 01:02:08 PM UTC 24 2567324050 ps
T636 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_smoke_no_pullup_pulldown.3134674518 Oct 15 01:02:06 PM UTC 24 Oct 15 01:02:09 PM UTC 24 71278681 ps
T637 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_smoke.2035837817 Oct 15 01:02:06 PM UTC 24 Oct 15 01:02:09 PM UTC 24 108607295 ps
T638 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/41.gpio_filter_stress.1656042780 Oct 15 01:01:34 PM UTC 24 Oct 15 01:02:09 PM UTC 24 1350234209 ps
T639 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_filter_stress.354007159 Oct 15 01:01:52 PM UTC 24 Oct 15 01:02:09 PM UTC 24 377195104 ps
T64 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/4.gpio_stress_all_with_rand_reset.680847454 Oct 15 12:57:55 PM UTC 24 Oct 15 01:02:09 PM UTC 24 7659337721 ps
T640 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_filter_stress.1910706032 Oct 15 01:01:45 PM UTC 24 Oct 15 01:02:10 PM UTC 24 368805693 ps
T641 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_random_dout_din_no_pullup_pulldown.3755101215 Oct 15 01:02:08 PM UTC 24 Oct 15 01:02:10 PM UTC 24 97475107 ps
T642 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_random_dout_din.1898924320 Oct 15 01:02:08 PM UTC 24 Oct 15 01:02:10 PM UTC 24 32682443 ps
T643 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_dout_din_regs_random_rw.906026032 Oct 15 01:02:09 PM UTC 24 Oct 15 01:02:11 PM UTC 24 43404401 ps
T644 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_intr_rand_pgm.1448860584 Oct 15 01:02:10 PM UTC 24 Oct 15 01:02:12 PM UTC 24 23108059 ps
T645 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_intr_with_filter_rand_intr_event.3997394842 Oct 15 01:02:10 PM UTC 24 Oct 15 01:02:12 PM UTC 24 57481967 ps
T646 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_alert_test.1807406325 Oct 15 01:02:11 PM UTC 24 Oct 15 01:02:13 PM UTC 24 40722307 ps
T647 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_full_random.2716453181 Oct 15 01:02:11 PM UTC 24 Oct 15 01:02:14 PM UTC 24 82407210 ps
T648 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_smoke.330132105 Oct 15 01:02:11 PM UTC 24 Oct 15 01:02:14 PM UTC 24 145280579 ps
T649 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_random_long_reg_writes_reg_reads.3679818991 Oct 15 01:02:10 PM UTC 24 Oct 15 01:02:16 PM UTC 24 948575015 ps
T650 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_random_dout_din.1985229776 Oct 15 01:02:14 PM UTC 24 Oct 15 01:02:16 PM UTC 24 32732753 ps
T65 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/17.gpio_stress_all_with_rand_reset.962330535 Oct 15 12:58:43 PM UTC 24 Oct 15 01:02:16 PM UTC 24 25199893754 ps
T651 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/42.gpio_stress_all.2136095274 Oct 15 01:01:40 PM UTC 24 Oct 15 01:02:17 PM UTC 24 20409674886 ps
T652 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_dout_din_regs_random_rw.1713930451 Oct 15 01:02:15 PM UTC 24 Oct 15 01:02:17 PM UTC 24 40891689 ps
T653 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_intr_rand_pgm.2655869895 Oct 15 01:02:15 PM UTC 24 Oct 15 01:02:17 PM UTC 24 481906006 ps
T654 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_random_dout_din_no_pullup_pulldown.2348428181 Oct 15 01:02:15 PM UTC 24 Oct 15 01:02:17 PM UTC 24 104824190 ps
T655 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/27.gpio_stress_all_with_rand_reset.2129467498 Oct 15 12:59:59 PM UTC 24 Oct 15 01:02:18 PM UTC 24 8260474651 ps
T656 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_full_random.2150100173 Oct 15 01:02:17 PM UTC 24 Oct 15 01:02:19 PM UTC 24 159996874 ps
T657 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_rand_intr_trigger.2341244940 Oct 15 01:02:16 PM UTC 24 Oct 15 01:02:20 PM UTC 24 161011366 ps
T658 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_intr_with_filter_rand_intr_event.621161803 Oct 15 01:02:16 PM UTC 24 Oct 15 01:02:20 PM UTC 24 45884099 ps
T659 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_alert_test.4052530837 Oct 15 01:02:18 PM UTC 24 Oct 15 01:02:20 PM UTC 24 12241597 ps
T660 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_filter_stress.86658056 Oct 15 01:02:10 PM UTC 24 Oct 15 01:02:21 PM UTC 24 267120298 ps
T661 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_smoke.2963033072 Oct 15 01:02:19 PM UTC 24 Oct 15 01:02:21 PM UTC 24 31966339 ps
T662 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_random_dout_din.642808068 Oct 15 01:02:19 PM UTC 24 Oct 15 01:02:21 PM UTC 24 114768129 ps
T663 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/19.gpio_stress_all.940432742 Oct 15 12:58:55 PM UTC 24 Oct 15 01:02:21 PM UTC 24 63081776772 ps
T664 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_smoke_no_pullup_pulldown.3136716667 Oct 15 01:02:19 PM UTC 24 Oct 15 01:02:21 PM UTC 24 112064391 ps
T665 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_stress_all_with_rand_reset.1771237072 Oct 15 01:01:47 PM UTC 24 Oct 15 01:02:22 PM UTC 24 734253315 ps
T666 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/37.gpio_stress_all_with_rand_reset.3387987861 Oct 15 01:01:13 PM UTC 24 Oct 15 01:02:24 PM UTC 24 3920919838 ps
T667 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_dout_din_regs_random_rw.1687790334 Oct 15 01:02:21 PM UTC 24 Oct 15 01:02:24 PM UTC 24 44428677 ps
T668 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_intr_rand_pgm.3806382334 Oct 15 01:02:21 PM UTC 24 Oct 15 01:02:24 PM UTC 24 25324993 ps
T669 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_random_dout_din_no_pullup_pulldown.1998189817 Oct 15 01:02:21 PM UTC 24 Oct 15 01:02:24 PM UTC 24 310064593 ps
T670 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_random_long_reg_writes_reg_reads.3152023013 Oct 15 01:02:17 PM UTC 24 Oct 15 01:02:24 PM UTC 24 1364458469 ps
T671 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_full_random.985343817 Oct 15 01:02:22 PM UTC 24 Oct 15 01:02:25 PM UTC 24 71462119 ps
T672 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_intr_with_filter_rand_intr_event.2256161466 Oct 15 01:02:22 PM UTC 24 Oct 15 01:02:25 PM UTC 24 446931496 ps
T673 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_alert_test.4292438028 Oct 15 01:02:25 PM UTC 24 Oct 15 01:02:27 PM UTC 24 12336692 ps
T674 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_random_dout_din_no_pullup_pulldown.4266579694 Oct 15 01:02:25 PM UTC 24 Oct 15 01:02:27 PM UTC 24 38588695 ps
T675 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_smoke_no_pullup_pulldown.991991756 Oct 15 01:02:25 PM UTC 24 Oct 15 01:02:27 PM UTC 24 182467487 ps
T676 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_smoke.2778282011 Oct 15 01:02:25 PM UTC 24 Oct 15 01:02:28 PM UTC 24 73912571 ps
T677 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_random_dout_din.867909973 Oct 15 01:02:25 PM UTC 24 Oct 15 01:02:28 PM UTC 24 118915962 ps
T678 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_intr_rand_pgm.3577631236 Oct 15 01:02:26 PM UTC 24 Oct 15 01:02:28 PM UTC 24 18152656 ps
T679 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_dout_din_regs_random_rw.3453096972 Oct 15 01:02:26 PM UTC 24 Oct 15 01:02:28 PM UTC 24 98442374 ps
T680 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_rand_intr_trigger.642060294 Oct 15 01:02:22 PM UTC 24 Oct 15 01:02:28 PM UTC 24 319382663 ps
T681 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_filter_stress.432427862 Oct 15 01:02:17 PM UTC 24 Oct 15 01:02:29 PM UTC 24 253274744 ps
T682 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_random_long_reg_writes_reg_reads.686971489 Oct 15 01:02:22 PM UTC 24 Oct 15 01:02:29 PM UTC 24 1426592850 ps
T683 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_intr_with_filter_rand_intr_event.1269387136 Oct 15 01:02:28 PM UTC 24 Oct 15 01:02:31 PM UTC 24 28627144 ps
T684 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_alert_test.2673055239 Oct 15 01:02:29 PM UTC 24 Oct 15 01:02:31 PM UTC 24 28077496 ps
T685 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_full_random.311100074 Oct 15 01:02:29 PM UTC 24 Oct 15 01:02:32 PM UTC 24 114050522 ps
T686 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_rand_intr_trigger.65095273 Oct 15 01:02:27 PM UTC 24 Oct 15 01:02:32 PM UTC 24 169405625 ps
T687 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_random_long_reg_writes_reg_reads.2992303779 Oct 15 01:02:28 PM UTC 24 Oct 15 01:02:32 PM UTC 24 461372907 ps
T688 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_filter_stress.3179706970 Oct 15 01:02:01 PM UTC 24 Oct 15 01:02:36 PM UTC 24 1151890218 ps
T689 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/26.gpio_stress_all.2766650899 Oct 15 12:59:52 PM UTC 24 Oct 15 01:02:38 PM UTC 24 21791886803 ps
T690 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_filter_stress.2031902917 Oct 15 01:02:28 PM UTC 24 Oct 15 01:02:42 PM UTC 24 805619073 ps
T691 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_filter_stress.577890809 Oct 15 01:02:22 PM UTC 24 Oct 15 01:02:44 PM UTC 24 2880321006 ps
T692 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/34.gpio_stress_all_with_rand_reset.1936985205 Oct 15 01:00:52 PM UTC 24 Oct 15 01:02:51 PM UTC 24 3157161555 ps
T693 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/30.gpio_stress_all.4057614586 Oct 15 01:00:24 PM UTC 24 Oct 15 01:02:54 PM UTC 24 10302809030 ps
T694 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/23.gpio_stress_all.2252606160 Oct 15 12:59:25 PM UTC 24 Oct 15 01:02:55 PM UTC 24 117636497628 ps
T695 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/25.gpio_stress_all.1360401772 Oct 15 12:59:43 PM UTC 24 Oct 15 01:03:00 PM UTC 24 28943856802 ps
T696 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/31.gpio_stress_all.2070231863 Oct 15 01:00:29 PM UTC 24 Oct 15 01:03:02 PM UTC 24 46101092116 ps
T697 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_stress_all.266856017 Oct 15 01:02:04 PM UTC 24 Oct 15 01:03:03 PM UTC 24 38244232683 ps
T698 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/48.gpio_stress_all.3908693316 Oct 15 01:02:22 PM UTC 24 Oct 15 01:03:08 PM UTC 24 11913286075 ps
T699 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/43.gpio_stress_all.2220546164 Oct 15 01:01:46 PM UTC 24 Oct 15 01:03:09 PM UTC 24 5793383086 ps
T700 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_stress_all_with_rand_reset.1421837508 Oct 15 01:01:55 PM UTC 24 Oct 15 01:03:16 PM UTC 24 22146883643 ps
T701 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/16.gpio_stress_all_with_rand_reset.2689139540 Oct 15 12:58:37 PM UTC 24 Oct 15 01:03:23 PM UTC 24 31979316437 ps
T702 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/34.gpio_stress_all.99531225 Oct 15 01:00:52 PM UTC 24 Oct 15 01:03:27 PM UTC 24 13168521306 ps
T703 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/33.gpio_stress_all.2591799504 Oct 15 01:00:43 PM UTC 24 Oct 15 01:03:43 PM UTC 24 25397108249 ps
T704 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/32.gpio_stress_all.2292721060 Oct 15 01:00:37 PM UTC 24 Oct 15 01:03:43 PM UTC 24 75457390872 ps
T705 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_stress_all.3177275691 Oct 15 01:01:28 PM UTC 24 Oct 15 01:03:46 PM UTC 24 14100355677 ps
T706 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/40.gpio_stress_all_with_rand_reset.3714424454 Oct 15 01:01:29 PM UTC 24 Oct 15 01:03:59 PM UTC 24 16605587269 ps
T707 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/36.gpio_stress_all.93593572 Oct 15 01:01:06 PM UTC 24 Oct 15 01:04:10 PM UTC 24 29536281881 ps
T708 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/38.gpio_stress_all.3783353204 Oct 15 01:01:18 PM UTC 24 Oct 15 01:04:11 PM UTC 24 48413482166 ps
T709 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/47.gpio_stress_all.688161894 Oct 15 01:02:17 PM UTC 24 Oct 15 01:04:30 PM UTC 24 21179470351 ps
T710 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/26.gpio_stress_all_with_rand_reset.4192996644 Oct 15 12:59:52 PM UTC 24 Oct 15 01:04:35 PM UTC 24 32270252118 ps
T711 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/37.gpio_stress_all.1291216339 Oct 15 01:01:11 PM UTC 24 Oct 15 01:04:36 PM UTC 24 260736341605 ps
T712 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/44.gpio_stress_all.184665745 Oct 15 01:01:54 PM UTC 24 Oct 15 01:05:16 PM UTC 24 25401643467 ps
T713 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/39.gpio_stress_all.3267009181 Oct 15 01:01:23 PM UTC 24 Oct 15 01:05:17 PM UTC 24 7836049010 ps
T714 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/46.gpio_stress_all.3770882333 Oct 15 01:02:11 PM UTC 24 Oct 15 01:05:43 PM UTC 24 70618978481 ps
T715 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/45.gpio_stress_all_with_rand_reset.1535770881 Oct 15 01:02:05 PM UTC 24 Oct 15 01:05:46 PM UTC 24 5630278129 ps
T716 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/default/49.gpio_stress_all.2304942821 Oct 15 01:02:29 PM UTC 24 Oct 15 01:06:06 PM UTC 24 60086955438 ps
T717 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_csr_rw.5748302 Oct 15 01:02:29 PM UTC 24 Oct 15 01:02:31 PM UTC 24 48675989 ps
T74 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_same_csr_outstanding.3157152328 Oct 15 01:02:31 PM UTC 24 Oct 15 01:02:33 PM UTC 24 126934730 ps
T75 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_csr_aliasing.2290413995 Oct 15 01:02:32 PM UTC 24 Oct 15 01:02:34 PM UTC 24 89797883 ps
T718 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_csr_mem_rw_with_rand_reset.1938304626 Oct 15 01:02:32 PM UTC 24 Oct 15 01:02:34 PM UTC 24 52783885 ps
T719 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_intr_test.4206341606 Oct 15 01:02:33 PM UTC 24 Oct 15 01:02:35 PM UTC 24 15216103 ps
T76 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_csr_hw_reset.952670570 Oct 15 01:02:33 PM UTC 24 Oct 15 01:02:35 PM UTC 24 59839647 ps
T39 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_tl_intg_err.2782760657 Oct 15 01:02:33 PM UTC 24 Oct 15 01:02:35 PM UTC 24 173762206 ps
T77 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_csr_rw.640991110 Oct 15 01:02:35 PM UTC 24 Oct 15 01:02:37 PM UTC 24 88174106 ps
T91 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_same_csr_outstanding.266193660 Oct 15 01:02:35 PM UTC 24 Oct 15 01:02:37 PM UTC 24 25799160 ps
T720 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_tl_errors.2084729952 Oct 15 01:02:33 PM UTC 24 Oct 15 01:02:38 PM UTC 24 510453395 ps
T42 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_tl_intg_err.956424023 Oct 15 01:02:36 PM UTC 24 Oct 15 01:02:39 PM UTC 24 207584527 ps
T721 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_csr_mem_rw_with_rand_reset.882006857 Oct 15 01:02:36 PM UTC 24 Oct 15 01:02:39 PM UTC 24 67011186 ps
T78 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_csr_aliasing.2713075067 Oct 15 01:02:36 PM UTC 24 Oct 15 01:02:39 PM UTC 24 38448233 ps
T79 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/0.gpio_csr_bit_bash.1075791199 Oct 15 01:02:34 PM UTC 24 Oct 15 01:02:39 PM UTC 24 83344561 ps
T722 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_intr_test.4258810426 Oct 15 01:02:39 PM UTC 24 Oct 15 01:02:41 PM UTC 24 25049783 ps
T723 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_csr_hw_reset.509269363 Oct 15 01:02:39 PM UTC 24 Oct 15 01:02:41 PM UTC 24 38958473 ps
T100 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_csr_rw.1984681483 Oct 15 01:02:39 PM UTC 24 Oct 15 01:02:41 PM UTC 24 15604091 ps
T724 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_tl_errors.1462885619 Oct 15 01:02:36 PM UTC 24 Oct 15 01:02:41 PM UTC 24 400066511 ps
T101 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_csr_aliasing.482492185 Oct 15 01:02:40 PM UTC 24 Oct 15 01:02:42 PM UTC 24 106670687 ps
T92 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_same_csr_outstanding.2352535503 Oct 15 01:02:40 PM UTC 24 Oct 15 01:02:42 PM UTC 24 33689583 ps
T40 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_tl_intg_err.3063441285 Oct 15 01:02:40 PM UTC 24 Oct 15 01:02:43 PM UTC 24 95868430 ps
T725 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_csr_mem_rw_with_rand_reset.2960471053 Oct 15 01:02:40 PM UTC 24 Oct 15 01:02:43 PM UTC 24 29315674 ps
T80 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/1.gpio_csr_bit_bash.3966491021 Oct 15 01:02:39 PM UTC 24 Oct 15 01:02:43 PM UTC 24 108897952 ps
T726 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_intr_test.2205402823 Oct 15 01:02:42 PM UTC 24 Oct 15 01:02:44 PM UTC 24 46156332 ps
T727 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_csr_hw_reset.2660304310 Oct 15 01:02:42 PM UTC 24 Oct 15 01:02:44 PM UTC 24 44579432 ps
T81 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_csr_rw.2937870599 Oct 15 01:02:43 PM UTC 24 Oct 15 01:02:45 PM UTC 24 13477633 ps
T93 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_same_csr_outstanding.4055594042 Oct 15 01:02:43 PM UTC 24 Oct 15 01:02:46 PM UTC 24 326900337 ps
T728 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_csr_mem_rw_with_rand_reset.667660914 Oct 15 01:02:43 PM UTC 24 Oct 15 01:02:46 PM UTC 24 58100932 ps
T82 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_csr_aliasing.33547287 Oct 15 01:02:43 PM UTC 24 Oct 15 01:02:46 PM UTC 24 37203475 ps
T729 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_tl_errors.204222555 Oct 15 01:02:42 PM UTC 24 Oct 15 01:02:46 PM UTC 24 43966768 ps
T83 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_csr_hw_reset.141162757 Oct 15 01:02:45 PM UTC 24 Oct 15 01:02:47 PM UTC 24 45537205 ps
T41 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_tl_intg_err.2088954320 Oct 15 01:02:45 PM UTC 24 Oct 15 01:02:47 PM UTC 24 75802057 ps
T730 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/2.gpio_csr_bit_bash.3572690007 Oct 15 01:02:42 PM UTC 24 Oct 15 01:02:47 PM UTC 24 262161318 ps
T731 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_intr_test.3633425550 Oct 15 01:02:45 PM UTC 24 Oct 15 01:02:48 PM UTC 24 34362090 ps
T84 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_csr_rw.135763354 Oct 15 01:02:46 PM UTC 24 Oct 15 01:02:48 PM UTC 24 36538440 ps
T94 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_same_csr_outstanding.3451764371 Oct 15 01:02:46 PM UTC 24 Oct 15 01:02:48 PM UTC 24 60781869 ps
T732 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_csr_aliasing.2344213575 Oct 15 01:02:46 PM UTC 24 Oct 15 01:02:48 PM UTC 24 31310788 ps
T733 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_tl_errors.3082684406 Oct 15 01:02:45 PM UTC 24 Oct 15 01:02:49 PM UTC 24 287418129 ps
T734 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_intr_test.1323037485 Oct 15 01:02:47 PM UTC 24 Oct 15 01:02:49 PM UTC 24 17092650 ps
T85 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_csr_hw_reset.1996053614 Oct 15 01:02:47 PM UTC 24 Oct 15 01:02:49 PM UTC 24 31439206 ps
T735 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_csr_mem_rw_with_rand_reset.2265764537 Oct 15 01:02:47 PM UTC 24 Oct 15 01:02:50 PM UTC 24 95732480 ps
T736 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/5.gpio_csr_rw.1458198075 Oct 15 01:02:48 PM UTC 24 Oct 15 01:02:50 PM UTC 24 50397994 ps
T51 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_tl_intg_err.2254265282 Oct 15 01:02:47 PM UTC 24 Oct 15 01:02:50 PM UTC 24 198850645 ps
T95 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/5.gpio_same_csr_outstanding.928171919 Oct 15 01:02:49 PM UTC 24 Oct 15 01:02:50 PM UTC 24 34589414 ps
T737 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/5.gpio_csr_mem_rw_with_rand_reset.3679638244 Oct 15 01:02:49 PM UTC 24 Oct 15 01:02:51 PM UTC 24 56553710 ps
T50 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/5.gpio_tl_intg_err.2351337282 Oct 15 01:02:49 PM UTC 24 Oct 15 01:02:51 PM UTC 24 194159135 ps
T738 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/3.gpio_csr_bit_bash.2440299846 Oct 15 01:02:46 PM UTC 24 Oct 15 01:02:51 PM UTC 24 330192569 ps
T739 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/5.gpio_intr_test.1441984204 Oct 15 01:02:50 PM UTC 24 Oct 15 01:02:52 PM UTC 24 78183668 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/6.gpio_csr_rw.995714389 Oct 15 01:02:50 PM UTC 24 Oct 15 01:02:52 PM UTC 24 53801523 ps
T96 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/6.gpio_same_csr_outstanding.797579060 Oct 15 01:02:50 PM UTC 24 Oct 15 01:02:52 PM UTC 24 118863802 ps
T740 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_tl_errors.2135005190 Oct 15 01:02:47 PM UTC 24 Oct 15 01:02:52 PM UTC 24 184754388 ps
T88 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/4.gpio_csr_bit_bash.3122942547 Oct 15 01:02:48 PM UTC 24 Oct 15 01:02:52 PM UTC 24 230531216 ps
T741 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/6.gpio_intr_test.3430284073 Oct 15 01:02:51 PM UTC 24 Oct 15 01:02:53 PM UTC 24 19066505 ps
T89 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/7.gpio_csr_rw.4153183338 Oct 15 01:02:51 PM UTC 24 Oct 15 01:02:53 PM UTC 24 50556359 ps
T97 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/7.gpio_same_csr_outstanding.3262897419 Oct 15 01:02:51 PM UTC 24 Oct 15 01:02:53 PM UTC 24 15626372 ps
T742 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/6.gpio_csr_mem_rw_with_rand_reset.483914557 Oct 15 01:02:51 PM UTC 24 Oct 15 01:02:53 PM UTC 24 43988829 ps
T49 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/6.gpio_tl_intg_err.2207119135 Oct 15 01:02:51 PM UTC 24 Oct 15 01:02:53 PM UTC 24 160013736 ps
T743 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/6.gpio_tl_errors.2103647095 Oct 15 01:02:51 PM UTC 24 Oct 15 01:02:54 PM UTC 24 54657186 ps
T744 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/5.gpio_tl_errors.1825461197 Oct 15 01:02:50 PM UTC 24 Oct 15 01:02:54 PM UTC 24 239509662 ps
T745 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/7.gpio_intr_test.1089398209 Oct 15 01:02:53 PM UTC 24 Oct 15 01:02:54 PM UTC 24 67432512 ps
T746 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/8.gpio_csr_rw.4044919883 Oct 15 01:02:53 PM UTC 24 Oct 15 01:02:55 PM UTC 24 20105904 ps
T46 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/7.gpio_tl_intg_err.1773297707 Oct 15 01:02:52 PM UTC 24 Oct 15 01:02:55 PM UTC 24 492107557 ps
T747 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/7.gpio_csr_mem_rw_with_rand_reset.1923997242 Oct 15 01:02:52 PM UTC 24 Oct 15 01:02:55 PM UTC 24 31456390 ps
T98 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/8.gpio_same_csr_outstanding.1469902886 Oct 15 01:02:54 PM UTC 24 Oct 15 01:02:56 PM UTC 24 34070313 ps
T748 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/7.gpio_tl_errors.1880540309 Oct 15 01:02:52 PM UTC 24 Oct 15 01:02:56 PM UTC 24 222580604 ps
T47 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/8.gpio_tl_intg_err.3525439158 Oct 15 01:02:54 PM UTC 24 Oct 15 01:02:56 PM UTC 24 195092102 ps
T749 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/8.gpio_csr_mem_rw_with_rand_reset.1920126833 Oct 15 01:02:54 PM UTC 24 Oct 15 01:02:56 PM UTC 24 110258718 ps
T750 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/8.gpio_tl_errors.3290926108 Oct 15 01:02:54 PM UTC 24 Oct 15 01:02:57 PM UTC 24 126184878 ps
T751 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/8.gpio_intr_test.1315279837 Oct 15 01:02:56 PM UTC 24 Oct 15 01:02:57 PM UTC 24 21611443 ps
T752 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/9.gpio_intr_test.1147997789 Oct 15 01:02:57 PM UTC 24 Oct 15 01:02:59 PM UTC 24 20042155 ps
T753 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/9.gpio_csr_rw.4001756181 Oct 15 01:02:57 PM UTC 24 Oct 15 01:02:59 PM UTC 24 12349766 ps
T99 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/9.gpio_same_csr_outstanding.3250829341 Oct 15 01:02:57 PM UTC 24 Oct 15 01:02:59 PM UTC 24 219058139 ps
T754 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/10.gpio_csr_rw.3981592378 Oct 15 01:02:57 PM UTC 24 Oct 15 01:02:59 PM UTC 24 62970100 ps
T755 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/9.gpio_csr_mem_rw_with_rand_reset.2238644067 Oct 15 01:02:57 PM UTC 24 Oct 15 01:02:59 PM UTC 24 62644951 ps
T756 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/9.gpio_tl_intg_err.1059824836 Oct 15 01:02:57 PM UTC 24 Oct 15 01:02:59 PM UTC 24 51111875 ps
T757 /workspaces/repo/scratch/os_regression_2024_10_14/gpio-sim-vcs/coverage/cover_reg_top/9.gpio_tl_errors.3106724298 Oct 15 01:02:57 PM UTC 24 Oct 15 01:03:00 PM UTC 24 87956510 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%