Group : i2c_env_pkg::i2c_timing_param_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : i2c_env_pkg::i2c_timing_param_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
75.00 52.50 1 100 1 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_i2c_env_0.1/i2c_env_cov.sv

10 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
i2c_env_pkg.t_f_cg 50.00 1 100 1 64 64
i2c_env_pkg.t_r_cg 50.00 1 100 1 64 64
i2c_env_pkg.thd_dat_cg 50.00 1 100 1 64 64
i2c_env_pkg.thd_sta_cg 50.00 1 100 1 64 64
i2c_env_pkg.thigh_cg 50.00 1 100 1 64 64
i2c_env_pkg.tlow_cg 50.00 1 100 1 64 64
i2c_env_pkg.tsu_dat_cg 50.00 1 100 1 64 64
i2c_env_pkg.tsu_sta_cg 50.00 1 100 1 64 64
i2c_env_pkg.tsu_sto_cg 50.00 1 100 1 64 64
i2c_env_pkg.t_buf_cg 75.00 1 100 1 64 64




Group Instance : i2c_env_pkg.t_f_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.t_f_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.t_f_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.t_r_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.t_r_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.t_r_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.thd_dat_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.thd_dat_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.thd_dat_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.thd_sta_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.thd_sta_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.thd_sta_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.thigh_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.thigh_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.thigh_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tlow_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tlow_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tlow_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tsu_dat_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tsu_dat_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tsu_dat_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tsu_sta_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tsu_sta_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tsu_sta_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.tsu_sto_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
50.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.tsu_sto_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 2 2 50.00


Variables for Group Instance i2c_env_pkg.tsu_sto_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 2 2 50.00 100 1 1 0



Group Instance : i2c_env_pkg.t_buf_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
75.00 1 100 1 64 64




Summary for Group Instance i2c_env_pkg.t_buf_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 4 1 3 75.00


Variables for Group Instance i2c_env_pkg.t_buf_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_timing_param 4 1 3 75.00 100 1 1 0


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
med 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
low 14529 1 T1 24 T2 32 T3 16
zero 25 1 T31 1 T157 1 T33 1


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
med 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
low 14551 1 T1 24 T2 32 T3 16
zero 3 1 T141 1 T158 1 T159 1


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 24 1 T32 2 T33 1 T160 1
low 15385 1 T1 25 T2 33 T3 14


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 21 1 T32 2 T33 1 T160 1
low 15650 1 T1 20 T2 27 T3 12


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 22 1 T32 2 T33 1 T160 1
low 18590 1 T1 26 T2 33 T3 16


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 22 1 T32 2 T33 1 T160 1
low 18590 1 T1 26 T2 33 T3 16


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
med 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
low 15404 1 T1 25 T2 33 T3 14
zero 5 1 T51 1 T53 1 T45 1


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 24 1 T32 2 T33 1 T160 1
low 15647 1 T1 20 T2 27 T3 12


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 2 2 50.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1
zero 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 21 1 T32 2 T33 1 T160 1
low 18994 1 T1 26 T2 32 T3 16


Summary for Variable cp_timing_param

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 4 1 3 75.00


User Defined Bins for cp_timing_param

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
high 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
med 23 1 T32 2 T33 1 T160 1
low 18110 1 T1 23 T2 31 T3 16
zero 882 1 T1 3 T2 1 T46 1

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%