Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : prim_flop_2sync
SCORELINECONDTOGGLEFSMBRANCHASSERT

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_flop_2sync_0/rtl/prim_flop_2sync.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.i2c_core.u_i2c_sync_scl
tb.dut.i2c_core.u_i2c_sync_sda



Module Instance : tb.dut.i2c_core.u_i2c_sync_scl

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
90.07 97.35 71.29 91.67 100.00 i2c_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_sync_1 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00



Module Instance : tb.dut.i2c_core.u_i2c_sync_sda

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
90.07 97.35 71.29 91.67 100.00 i2c_core


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_sync_1 100.00 100.00 100.00
u_sync_2 100.00 100.00 100.00

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%