ASSERT | PROPERTIES | SEQUENCES | |
Total | 424 | 0 | 10 |
Category 0 | 424 | 0 | 10 |
ASSERT | PROPERTIES | SEQUENCES | |
Total | 424 | 0 | 10 |
Severity 0 | 424 | 0 | 10 |
NUMBER | PERCENT | |
Total Number | 424 | 100.00 |
Uncovered | 1 | 0.24 |
Success | 421 | 99.29 |
Failure | 0 | 0.00 |
Incomplete | 2 | 0.47 |
Without Attempts | 0 | 0.00 |
Excluded | 2 | 0.47 |
NUMBER | PERCENT | |
Total Number | 10 | 100.00 |
Uncovered | 6 | 60.00 |
All Matches | 4 | 40.00 |
First Matches | 4 | 40.00 |
ASSERTIONS | CATEGORY | SEVERITY | ATTEMPTS | REAL SUCCESSES | FAILURES | INCOMPLETE | SRC |
tb.dut.u_ctrl.SecCmCFILinear_A | 0 | 0 | 28311992 | 0 | 0 | 4788 |
ASSERTIONS | CATEGORY | SEVERITY | ATTEMPTS | REAL SUCCESSES | FAILURES | INCOMPLETE | SRC |
tb.dut.u_ctrl.SecCmCFILinear_A | 0 | 0 | 28311992 | 0 | 0 | 4788 | |
tb.dut.u_lc_keymgr_en_sync.gen_flops.OutputDelay_A | 0 | 0 | 28311992 | 28139424 | 0 | 2673 |
ASSERTIONS | CATEGORY | SEVERITY | EXCLUSION | EXCLUDE ANNOTATION | SRC |
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_packer_fifo.DataOStableWhenPending_A | 0 | 0 | Excluded | [UNR] rready_i is tied to 1 from prim_edn_req module. | |
tb.dut.u_reseed_ctrl.u_edn_req.u_prim_packer_fifo.ValidOPairedWithReadyI_A | 0 | 0 | Excluded | [UNR] rready_i is tied to 1 from prim_edn_req module. |
COVER SEQUENCES | CATEGORY | SEVERITY | ATTEMPTS | ALL MATCHES | FIRST MATCHES | INCOMPLETE | SRC |
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C | 0 | 0 | 30521054 | 0 | 0 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C | 0 | 0 | 30521054 | 0 | 0 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C | 0 | 0 | 30521054 | 0 | 0 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C | 0 | 0 | 30521054 | 0 | 0 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C | 0 | 0 | 30521054 | 0 | 0 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C | 0 | 0 | 30521054 | 0 | 0 | 0 |
COVER SEQUENCES | CATEGORY | SEVERITY | ATTEMPTS | ALL MATCHES | FIRST MATCHES | INCOMPLETE | SRC |
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C | 0 | 0 | 30521054 | 6650 | 6650 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C | 0 | 0 | 30521054 | 5716 | 5716 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C | 0 | 0 | 30521054 | 86619 | 86619 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C | 0 | 0 | 30521054 | 2706609 | 2706609 | 1028 |
COVER SEQUENCES | CATEGORY | SEVERITY | ATTEMPTS | ALL MATCHES | FIRST MATCHES | INCOMPLETE | SRC |
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C | 0 | 0 | 30521054 | 6650 | 6650 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C | 0 | 0 | 30521054 | 5716 | 5716 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C | 0 | 0 | 30521054 | 86619 | 86619 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C | 0 | 0 | 30521054 | 2706609 | 2706609 | 1028 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |