dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable regwen_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for regwen_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 4862 1 T3 4 T15 8 T16 10
auto[1] 2392 1 T3 2 T4 2 T15 2



Summary for Variable sw_input_cp

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 32 0 32 100.00


Automatically Generated Bins for sw_input_cp

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] 234 1 T35 2 T117 2 T56 2
auto[134217728:268435455] 244 1 T19 2 T115 2 T117 2
auto[268435456:402653183] 268 1 T35 2 T36 2 T57 2
auto[402653184:536870911] 194 1 T20 2 T57 4 T111 2
auto[536870912:671088639] 204 1 T15 2 T27 2 T36 2
auto[671088640:805306367] 250 1 T16 2 T17 2 T35 2
auto[805306368:939524095] 222 1 T115 2 T116 2 T57 2
auto[939524096:1073741823] 230 1 T35 2 T97 2 T69 4
auto[1073741824:1207959551] 238 1 T16 2 T115 2 T36 2
auto[1207959552:1342177279] 220 1 T20 2 T57 2 T247 2
auto[1342177280:1476395007] 224 1 T30 2 T117 2 T36 2
auto[1476395008:1610612735] 272 1 T15 2 T86 2 T116 2
auto[1610612736:1744830463] 238 1 T16 2 T35 2 T59 4
auto[1744830464:1879048191] 198 1 T3 2 T35 2 T27 2
auto[1879048192:2013265919] 220 1 T19 2 T35 2 T136 2
auto[2013265920:2147483647] 194 1 T27 4 T199 2 T198 2
auto[2147483648:2281701375] 206 1 T44 2 T57 2 T88 2
auto[2281701376:2415919103] 236 1 T35 4 T44 2 T117 2
auto[2415919104:2550136831] 216 1 T15 2 T35 2 T115 2
auto[2550136832:2684354559] 248 1 T3 2 T17 2 T117 2
auto[2684354560:2818572287] 216 1 T44 2 T56 2 T142 2
auto[2818572288:2952790015] 222 1 T44 2 T86 2 T117 2
auto[2952790016:3087007743] 238 1 T3 2 T16 2 T17 2
auto[3087007744:3221225471] 246 1 T35 2 T20 6 T27 2
auto[3221225472:3355443199] 196 1 T19 2 T27 2 T57 2
auto[3355443200:3489660927] 260 1 T56 2 T57 2 T59 2
auto[3489660928:3623878655] 260 1 T16 4 T30 2 T57 4
auto[3623878656:3758096383] 232 1 T21 2 T8 2 T47 6
auto[3758096384:3892314111] 232 1 T4 2 T15 2 T56 2
auto[3892314112:4026531839] 212 1 T15 2 T19 2 T44 2
auto[4026531840:4160749567] 202 1 T115 2 T88 2 T5 4
auto[4160749568:4294967295] 182 1 T20 2 T142 2 T111 2



Summary for Cross sw_input_x_regwen_cr

Samples crossed: sw_input_cp regwen_cp
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 64 0 64 100.00


Automatically Generated Cross Bins for sw_input_x_regwen_cr

Bins
sw_input_cpregwen_cpCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0:134217727] auto[0] 170 1 T117 2 T56 2 T5 2
auto[0:134217727] auto[1] 64 1 T35 2 T198 2 T38 2
auto[134217728:268435455] auto[0] 172 1 T19 2 T117 2 T199 2
auto[134217728:268435455] auto[1] 72 1 T115 2 T47 2 T241 2
auto[268435456:402653183] auto[0] 180 1 T35 2 T36 2 T57 2
auto[268435456:402653183] auto[1] 88 1 T8 2 T259 2 T132 2
auto[402653184:536870911] auto[0] 138 1 T20 2 T57 4 T111 2
auto[402653184:536870911] auto[1] 56 1 T245 2 T132 2 T96 2
auto[536870912:671088639] auto[0] 138 1 T15 2 T27 2 T36 2
auto[536870912:671088639] auto[1] 66 1 T325 2 T256 2 T243 2
auto[671088640:805306367] auto[0] 170 1 T16 2 T17 2 T35 2
auto[671088640:805306367] auto[1] 80 1 T5 2 T47 2 T89 2
auto[805306368:939524095] auto[0] 132 1 T90 2 T49 2 T95 2
auto[805306368:939524095] auto[1] 90 1 T115 2 T116 2 T57 2
auto[939524096:1073741823] auto[0] 174 1 T35 2 T97 2 T69 4
auto[939524096:1073741823] auto[1] 56 1 T94 2 T128 2 T6 2
auto[1073741824:1207959551] auto[0] 154 1 T16 2 T115 2 T198 2
auto[1073741824:1207959551] auto[1] 84 1 T36 2 T57 2 T88 2
auto[1207959552:1342177279] auto[0] 150 1 T57 2 T247 2 T94 2
auto[1207959552:1342177279] auto[1] 70 1 T20 2 T90 2 T203 2
auto[1342177280:1476395007] auto[0] 140 1 T30 2 T36 2 T111 2
auto[1342177280:1476395007] auto[1] 84 1 T117 2 T89 2 T50 6
auto[1476395008:1610612735] auto[0] 186 1 T15 2 T86 2 T88 2
auto[1476395008:1610612735] auto[1] 86 1 T116 2 T57 2 T5 2
auto[1610612736:1744830463] auto[0] 156 1 T16 2 T59 2 T189 2
auto[1610612736:1744830463] auto[1] 82 1 T35 2 T59 2 T198 2
auto[1744830464:1879048191] auto[0] 156 1 T3 2 T27 2 T56 2
auto[1744830464:1879048191] auto[1] 42 1 T35 2 T57 4 T48 2
auto[1879048192:2013265919] auto[0] 146 1 T19 2 T198 2 T187 2
auto[1879048192:2013265919] auto[1] 74 1 T35 2 T136 2 T253 2
auto[2013265920:2147483647] auto[0] 128 1 T27 4 T199 2 T198 2
auto[2013265920:2147483647] auto[1] 66 1 T48 2 T50 2 T270 2
auto[2147483648:2281701375] auto[0] 132 1 T44 2 T57 2 T208 2
auto[2147483648:2281701375] auto[1] 74 1 T88 2 T247 2 T47 2
auto[2281701376:2415919103] auto[0] 174 1 T35 4 T44 2 T117 2
auto[2281701376:2415919103] auto[1] 62 1 T137 2 T51 2 T52 2
auto[2415919104:2550136831] auto[0] 142 1 T15 2 T35 2 T87 2
auto[2415919104:2550136831] auto[1] 74 1 T115 2 T42 2 T70 2
auto[2550136832:2684354559] auto[0] 180 1 T3 2 T17 2 T117 2
auto[2550136832:2684354559] auto[1] 68 1 T48 2 T50 2 T275 2
auto[2684354560:2818572287] auto[0] 146 1 T56 2 T142 2 T206 2
auto[2684354560:2818572287] auto[1] 70 1 T44 2 T314 2 T107 2
auto[2818572288:2952790015] auto[0] 132 1 T117 2 T57 2 T97 2
auto[2818572288:2952790015] auto[1] 90 1 T44 2 T86 2 T39 2
auto[2952790016:3087007743] auto[0] 130 1 T16 2 T17 2 T5 2
auto[2952790016:3087007743] auto[1] 108 1 T3 2 T199 2 T47 4
auto[3087007744:3221225471] auto[0] 158 1 T20 4 T27 2 T87 4
auto[3087007744:3221225471] auto[1] 88 1 T35 2 T20 2 T21 2
auto[3221225472:3355443199] auto[0] 144 1 T19 2 T282 4 T94 2
auto[3221225472:3355443199] auto[1] 52 1 T27 2 T57 2 T75 2
auto[3355443200:3489660927] auto[0] 174 1 T56 2 T57 2 T5 2
auto[3355443200:3489660927] auto[1] 86 1 T59 2 T257 2 T72 2
auto[3489660928:3623878655] auto[0] 184 1 T16 2 T30 2 T57 2
auto[3489660928:3623878655] auto[1] 76 1 T16 2 T57 2 T325 2
auto[3623878656:3758096383] auto[0] 146 1 T21 2 T8 2 T47 2
auto[3623878656:3758096383] auto[1] 86 1 T47 4 T48 2 T189 2
auto[3758096384:3892314111] auto[0] 144 1 T56 2 T282 2 T69 2
auto[3758096384:3892314111] auto[1] 88 1 T4 2 T15 2 T97 2
auto[3892314112:4026531839] auto[0] 130 1 T15 2 T44 2 T57 4
auto[3892314112:4026531839] auto[1] 82 1 T19 2 T6 6 T141 2
auto[4026531840:4160749567] auto[0] 146 1 T115 2 T88 2 T5 4
auto[4026531840:4160749567] auto[1] 56 1 T201 2 T90 2 T421 2
auto[4160749568:4294967295] auto[0] 110 1 T20 2 T142 2 T111 2
auto[4160749568:4294967295] auto[1] 72 1 T69 2 T71 2 T328 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%