Unified Coverage Report :: Module :: prim_count

Module : prim_count

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.58			96.58

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_count_0/rtl/prim_count.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_msgfifo.u_packer.g_pos_dupcnt.u_pos	89.74			89.74
tb.dut.u_kmac_core.u_key_index_count	100.00			100.00
tb.dut.u_sha3.u_pad.u_sentmsg_count	100.00			100.00
tb.dut.u_sha3.u_keccak.u_round_count	100.00			100.00
tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr	100.00			100.00
tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr	100.00			100.00
tb.dut.gen_entropy.u_entropy.u_hash_count	100.00			100.00

---

Module Instance : tb.dut.u_msgfifo.u_packer.g_pos_dupcnt.u_pos

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.74			89.74

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.74			89.74

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
98.08	100.00	100.00			92.31	100.00	u_packer

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_kmac_core.u_key_index_count

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
94.30	98.68	92.86		100.00	91.07	88.89	u_kmac_core

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sha3.u_pad.u_sentmsg_count

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
94.47	99.41	88.37		88.89	95.70	100.00	u_pad

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_sha3.u_keccak.u_round_count

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
91.81	94.55	100.00		73.33	91.18	100.00	u_keccak

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		gen_normal_fifo.u_fifo_cnt

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00		gen_normal_fifo.u_fifo_cnt

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Module Instance : tb.dut.gen_entropy.u_entropy.u_hash_count

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00			100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
97.57	100.00	87.83		100.00	100.00	100.00	gen_entropy.u_entropy

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Toggle Coverage for Module : prim_count ( parameter Width=5,ResetValue=0,EnableAlertTriggerSVA=1,PossibleActions=15,NumCnt=2 )
Toggle Coverage for Module self-instances :

SCORE	TOGGLE
100.00	100.00

tb.dut.u_kmac_core.u_key_index_count

SCORE	TOGGLE
100.00	100.00

tb.dut.u_sha3.u_pad.u_sentmsg_count

SCORE	TOGGLE
100.00	100.00

tb.dut.u_sha3.u_keccak.u_round_count

SCORE	TOGGLE
100.00	100.00

tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

SCORE	TOGGLE
100.00	100.00

tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

	Total	Covered	Percent
Totals	9	9	100.00
Total Bits	34	34	100.00
Total Bits 0->1	17	17	100.00
Total Bits 1->0	17	17	100.00

Ports	9	9	100.00
Port Bits	34	34	100.00
Port Bits 0->1	17	17	100.00
Port Bits 1->0	17	17	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
set_cnt_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[4]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
incr_en_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[4:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
cnt_after_commit_o[4:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

---

Toggle Coverage for Module : prim_count ( parameter Width=10,ResetValue=0,EnableAlertTriggerSVA=1,PossibleActions=15,NumCnt=2 )
Toggle Coverage for Module self-instances :

SCORE	TOGGLE
100.00	100.00

tb.dut.gen_entropy.u_entropy.u_hash_count

	Total	Covered	Percent
Totals	7	7	100.00
Total Bits	50	50	100.00
Total Bits 0->1	25	25	100.00
Total Bits 1->0	25	25	100.00

Ports	7	7	100.00
Port Bits	50	50	100.00
Port Bits 0->1	25	25	100.00
Port Bits 1->0	25	25	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T6,T17,T19	Yes	T6,T17,T19	INPUT
set_i	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[9:0]	Unreachable	Unreachable		Unreachable		INPUT
incr_en_i	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[9:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[9:0]	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
cnt_after_commit_o[9:0]	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

---

Toggle Coverage for Module : prim_count ( parameter Width=8,ResetValue=0,EnableAlertTriggerSVA=1,PossibleActions=15,NumCnt=2 )
Toggle Coverage for Module self-instances :

SCORE	TOGGLE
89.74	89.74

tb.dut.u_msgfifo.u_packer.g_pos_dupcnt.u_pos

	Total	Covered	Percent
Totals	11	10	90.91
Total Bits	78	70	89.74
Total Bits 0->1	39	35	89.74
Total Bits 1->0	39	35	89.74

Ports	11	10	90.91
Port Bits	78	70	89.74
Port Bits 0->1	39	35	89.74
Port Bits 1->0	39	35	89.74

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Yes	Yes	T6,T20,T15	Yes	T6,T20,T15	INPUT
set_cnt_i[7:0]	Yes	Yes	T33,T88,T1	Yes	T33,T88,T1	INPUT
incr_en_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
decr_en_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
step_i[2:0]	No	No		No		INPUT
step_i[6:3]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
step_i[7]	No	No		No		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[7:0]	Yes	Yes	T33,T88,T1	Yes	T33,T88,T1	OUTPUT
cnt_after_commit_o[7:0]	Yes	Yes	T33,T88,T1	Yes	T33,T88,T1	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.u_msgfifo.u_packer.g_pos_dupcnt.u_pos

	Total	Covered	Percent
Totals	11	10	90.91
Total Bits	78	70	89.74
Total Bits 0->1	39	35	89.74
Total Bits 1->0	39	35	89.74

Ports	11	10	90.91
Port Bits	78	70	89.74
Port Bits 0->1	39	35	89.74
Port Bits 1->0	39	35	89.74

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Yes	Yes	T6,T20,T15	Yes	T6,T20,T15	INPUT
set_cnt_i[7:0]	Yes	Yes	T33,T88,T1	Yes	T33,T88,T1	INPUT
incr_en_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
decr_en_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
step_i[2:0]	No	No		No		INPUT
step_i[6:3]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
step_i[7]	No	No		No		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[7:0]	Yes	Yes	T33,T88,T1	Yes	T33,T88,T1	OUTPUT
cnt_after_commit_o[7:0]	Yes	Yes	T33,T88,T1	Yes	T33,T88,T1	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.u_kmac_core.u_key_index_count

	Total	Covered	Percent
Totals	7	7	100.00
Total Bits	30	30	100.00
Total Bits 0->1	15	15	100.00
Total Bits 1->0	15	15	100.00

Ports	7	7	100.00
Port Bits	30	30	100.00
Port Bits 0->1	15	15	100.00
Port Bits 1->0	15	15	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	INPUT
set_i	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
incr_en_i	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[4:0]	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
cnt_after_commit_o[4:0]	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.u_sha3.u_pad.u_sentmsg_count

	Total	Covered	Percent
Totals	7	7	100.00
Total Bits	30	30	100.00
Total Bits 0->1	15	15	100.00
Total Bits 1->0	15	15	100.00

Ports	7	7	100.00
Port Bits	30	30	100.00
Port Bits 0->1	15	15	100.00
Port Bits 1->0	15	15	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
incr_en_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[4:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
cnt_after_commit_o[4:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.u_sha3.u_keccak.u_round_count

	Total	Covered	Percent
Totals	7	7	100.00
Total Bits	30	30	100.00
Total Bits 0->1	15	15	100.00
Total Bits 1->0	15	15	100.00

Ports	7	7	100.00
Port Bits	30	30	100.00
Port Bits 0->1	15	15	100.00
Port Bits 1->0	15	15	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
incr_en_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[4:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
cnt_after_commit_o[4:0]	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_wptr

	Total	Covered	Percent
Totals	9	9	100.00
Total Bits	34	34	100.00
Total Bits 0->1	17	17	100.00
Total Bits 1->0	17	17	100.00

Ports	9	9	100.00
Port Bits	34	34	100.00
Port Bits 0->1	17	17	100.00
Port Bits 1->0	17	17	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
set_cnt_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[4]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
incr_en_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[4:0]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	OUTPUT
cnt_after_commit_o[4:0]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.u_msgfifo.u_msgfifo.gen_normal_fifo.u_fifo_cnt.gen_secure_ptrs.u_rptr

	Total	Covered	Percent
Totals	9	9	100.00
Total Bits	34	34	100.00
Total Bits 0->1	17	17	100.00
Total Bits 1->0	17	17	100.00

Ports	9	9	100.00
Port Bits	34	34	100.00
Port Bits 0->1	17	17	100.00
Port Bits 1->0	17	17	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
set_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
set_cnt_i[3:0]	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[4]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
incr_en_i	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[4:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[4:0]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	OUTPUT
cnt_after_commit_o[4:0]	Yes	Yes	T1,T3,T6	Yes	T1,T3,T6	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT

Toggle Coverage for Instance : tb.dut.gen_entropy.u_entropy.u_hash_count

	Total	Covered	Percent
Totals	7	7	100.00
Total Bits	50	50	100.00
Total Bits 0->1	25	25	100.00
Total Bits 1->0	25	25	100.00

Ports	7	7	100.00
Port Bits	50	50	100.00
Port Bits 0->1	25	25	100.00
Port Bits 1->0	25	25	100.00

Port Details

Name	Toggle	Toggle 1->0	Tests	Toggle 0->1	Tests	Direction
clk_i	Yes	Yes	T1,T2,T3	Yes	T1,T2,T3	INPUT
rst_ni	Yes	Yes	T6,T12,T13	Yes	T1,T2,T3	INPUT
clr_i	Yes	Yes	T6,T17,T19	Yes	T6,T17,T19	INPUT
set_i	Unreachable	Unreachable		Unreachable		INPUT
set_cnt_i[9:0]	Unreachable	Unreachable		Unreachable		INPUT
incr_en_i	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	INPUT
decr_en_i	Unreachable	Unreachable		Unreachable		INPUT
step_i[9:0]	Unreachable	Unreachable		Unreachable		INPUT
commit_i	Unreachable	Unreachable		Unreachable		INPUT
cnt_o[9:0]	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
cnt_after_commit_o[9:0]	Yes	Yes	T1,T2,T6	Yes	T1,T2,T6	OUTPUT
err_o	Yes	Yes	T30,T31,T33	Yes	T30,T31,T33	OUTPUT