Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : kmac_staterd
SCORELINECONDTOGGLEFSMBRANCHASSERT
90.00 100.00 70.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_staterd 90.00 100.00 70.00 100.00



Module Instance : tb.dut.u_staterd

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
90.00 100.00 70.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
89.93 89.80 81.39 88.54 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.24 96.27 93.33 100.00 100.00 93.85 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_slicer[0].u_state_slice 100.00 100.00 100.00
u_tlul_adapter 89.72 89.30 81.82 87.78 100.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : kmac_staterd
Line No.TotalCoveredPercent
TOTAL1010100.00
ALWAYS8344100.00
CONT_ASSIGN9111100.00
ALWAYS9733100.00
CONT_ASSIGN11711100.00
CONT_ASSIGN11911100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
83 1 1
84 1 1
85 1 1
86 1 1
MISSING_ELSE
91 1 1
97 2 2
98 1 1
117 1 1
119 1 1


Cond Coverage for Module : kmac_staterd
TotalCoveredPercent
Conditions10770.00
Logical10770.00
Non-Logical00
Event00

 LINE       85
 EXPRESSION (tlram_req & ((~tlram_we)))
             ----1----   ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       91
 EXPRESSION (tlram_req & ((~tlram_we)))
             ----1----   ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       98
 EXPRESSION (tlram_req & ((!tlram_we)))
             ----1----   ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       119
 EXPRESSION ((int'(addr_sel) < Share) ? muxed_state[addr_sel] : 0)
             ------------1-----------
-1-StatusTests
0UnreachableT1,T2,T3
1CoveredT1,T2,T3

Branch Coverage for Module : kmac_staterd
Line No.TotalCoveredPercent
Branches 6 6 100.00
TERNARY 119 1 1 100.00
IF 83 3 3 100.00
IF 97 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 119 ((int'(addr_sel) < Share)) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Unreachable T1,T2,T3


LineNo. Expression -1-: 83 if ((!rst_ni)) -2-: 85 if ((tlram_req & (~tlram_we)))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 97 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%